PREFACE

The CCS Model 7710 Asynchronous Serial Interface gives you the means to interface to your APPLE computer such peripheral devices as video terminals, line printers, paper tape units, and even other computers. As shipped, the 7710 includes everything you need to begin interfacing with asynchronous serial devices except the cable which must be custom-designed to link your peripheral to the 7710.

This manual is intended to provide as complete an understanding as possible of the hardware and software features of the 7710. At the same time, we recognize that many APPLE owners want to be able to plug a board in and use it without having to wade through extensive discussions of hardware and software theory. For those of you in the latter category, Chapter 2 provides all of the information necessary for the set-up and installation of the 7710, while Sections 3.4 through 3.6 tell you how to use the interface once it is installed. Chapter 1, "Theory of Operation," is provided for users curious about the serial interfaces in general and the hardware of the 7710 in specific. Those of you who plan to write your own software will want to read Chapter 3 in its entirety.

A number of addresses referred to in the text depend on the number of the slot in which the 7710 is installed. We use "n" throughout to represent the slot number.

A "-" before a signal name or mnemonic (for example, -DEV SEL) indicates a low-active signal, as does a bar over the name or mnemonic.
CHAPTER 1

THEORY OF OPERATION

1.1 INTRODUCTION

A computer is a very expensive do-nothing unless you can give it data, instruct it what to do with the data, and then have it present the results. To help do this, peripheral devices were designed. But because computers could communicate with peripherals in a number of formats, another kind of device was necessary: interfaces. These devices translate between a computer, which inputs and outputs in one format, and one or more peripherals, which input and output in another format.

There are two major types of computer data transfer: parallel and serial. Parallel interfaces transfer words of data simultaneously on parallel data lines. This type of interface has its limitations: all data bits must be not only transmitted but received simultaneously. This limits the length of the cable connecting the computer and the peripheral; the longer the cable, the more distorted the signals are.
The solution to this problem is serial data transfer. Bits are transmitted one at a time on one wire. The receiving end reassembles the bits into words. To make this scheme work, the sender must have a method to convert parallel data into serial, while the receiver must be able to convert serial data to parallel. This presents a problem for the receiver because the serial data is nothing more than a continuous stream of ones and zeros; how can it tell which group of bits is a word? Two schemes have been devised to solve this problem: synchronous and asynchronous modes of transmission. During synchronous transmission, a pre-defined pattern of synchronization bits is sent out first. When the receiver finds this pattern, it divides the subsequent data into word-length groups. This requires highly precise synchronization of transmitter and receiver. Asynchronous interfaces handle the problem differently. They add a start bit to the front of each word, plus one or more stop bits to the end. The total group of bits is then transmitted one bit at a time. The receiver can identify the data bits, since they are a fixed number of mixed bits appearing between the the logical zeros of the start bits and the logical ones of the stop bits.

The receiver must also know how fast the data is being sent. Generally, as long as the receiver expects data at the rate the sender is sending it, the actual rate of transfer does not matter. Common usage has defined many standard signal rates. Usually, they are an even multiple of 75 baud (bits per second—including overhead bits, such as start and stop bits). A few
other rates, 50, 110, and 134.5, are used by the industry giants. RS-232-C does not specify any standard signal rates, but suggests a practical upper limit of 20 kilobaud and indirectly establishes a theoretical upper limit of 50 kilobaud.

It is not enough for computers and peripherals to be able to exchange data; each must also be able to tell when the other is ready to transmit or receive. This is done with "handshaking" signals. Because a wide variety of handshaking schemes are possible, the EIA created the RS-232-C interface specifications to let manufacturers know what to expect. Two "sides" were defined. Because one side of the interface is usually connected to some type of computer terminal, equipment at that end is called Data Terminal Equipment (DTE). Equipment at the other end is called Data Communications Equipment (DCE), because to transmit serial data over long distances via telephone wires, a Modulator/Demodulator, or Modem, is needed. For short distances (less than several hundred feet), modems and telephone wires are not needed, but one side of the interface must be made to think it's DCE.

RS-232-C defines the necessary protocol between the DCE and the DTE for many possible configurations (see section 4.6). Of these, the first five (A, B, C, D, and E) are most commonly used. Configuration A defines a one-way, transmit-only interface, as might be used by a simple serial keyboard. Configuration B is also a one-way, transmit-only interface, but it has more handshaking. A paper tape reader might use this type of
interface. Configuration C is also one-way, but receives only, and might be used by a serial printer.

With Configuration D, we start getting into two-way traffic. Configuration D is HALF DUPLEX; although it can carry traffic both ways, it can only carry one way at a time. When a modem is used in this configuration, it is often called a "two wire modem" because the telephone line is connected with only two wires. This type of interface is not often used. Configuration E is a FULL DUPLEX link. This means that the link can support traffic in both directions at the same time. CRT terminals most often use this type of link. If a modem is used in this configuration, it is called—guess what—a "four wire modem." The 7710 supports all five of these configurations. In addition, a Data Terminal Ready (DTR) handshake line has been provided. Normally used only on synchronous interfaces, this line is also used by some asynchronous printers.

1.2 7710 HARDWARE DESIGN

The 7710 hardware card can be divided into four sections: a) the transmitter/receiver section; b) the baud rate generator; c) the control section; and d) the program memory.
1.2.1 Transmitter/Receiver Section

The major component of this section and the heart of the 7710 is a 6850 Asynchronous Communications Interface Adapter, or ACIA. It performs the parallel-to-serial and serial-to-parallel data conversion, adds start and stop bits when transmitting and removes them when receiving, makes available status information, and controls handshaking with the peripheral or modem. A programmable control register allows specification of word length, number of stop bits, parity type (or inhibition), and clock division ratios, besides initiating transmitter and receiver cycles and enabling or disabling interrupts. This section also includes the necessary line drivers and receivers to comply with the RS-232-C electrical specifications.

On the serial side, the ACIA provides three handshake lines for peripherals/modems. One of these lines, -DATA CARRIER DETECT (-DCD), allows the peripheral to control the ACIA receiver section and initiate an interrupt when it is not ready, in effect allowing the peripheral to tell the computer to slow down. The -DCD input is tied to the inverted Data Terminal Ready (DTR) signal (pin 20) of the RS-232-C connector. The ACIA will stop transmitting when DTR goes low. When DTR goes high, the ACIA will resume transmitting.

The other two handshake signals are -Request to Send (-RTS) and -Clear to Send (-CTS). These signals were named for a DTE device. Since the 7710 is designed to be a DCE device, the roles of these signals are
reversed. -RTS is connected to RS-232-C line CTS, a high on which indicates to the peripheral that the computer has data to transmit. -CTS is connected to RS-232-C line RTS, allowing the peripheral to enable transmission by toggling RTS high.

A 75154 and a 75150 perform the line receiver and line driver functions respectively, translating the standard Transistor-Transistor Logic (TTL) signals of the ACIA to the +5 volt to -5 volt (nominal) signal levels required by RS-232-C. They also provide for fail-safe operation should your interface cable short or disconnect accidentally.

1.2.2 Baud Rate Generator

The ACIA needs a clock to tell it how often to send or sample signals. Different serial devices require data to be clocked at different rates. The 7710 employs a 4702 baud rate generator to supply standard baud rates from 50 to 19200. This chip contains an oscillator for the on-board quartz crystal and a controllable frequency divider circuit. The oscillator generates a highly stable 2.4576 mHz square wave signal. This signal is counted down by a divisor determined by the four switches on the card. The output of the 4702, connected to the ACIA at the Transmit Clock and Receive Clock pins, is 16 times the actual selected baud rate. Thus the ACIA must be programmed to expect a x16 clock.

The 4702, by itself, generates 13 different baud rates, from 50 to 9600,
although the switches allow 16 codes. Two of the codes select 2400 baud. One of the remaining codes is used to select a 19,200 (x16) clock. Normally, the 4702 prescales the 2.4576 Mhz signal by dividing it first by 16 to yield a 9600 (x16) signal. The prescaler, however, allows connection to the signal after it has been divided by 8; thus a 19,200 baud signal is available. The last code selects a signal from pin 24 of the RS-232-C connector, allowing the terminal (or another source) to generate the baud rate. Clock rates of up to 50,000 baud may be used.

1.2.3 Control Section

The control section of the interface consists primarily of a buffer between the ACIA and the computer data lines, and the interrupt arbitration logic. The ACIA has only limited ability to drive the data lines of the computer. To ensure successful data transfer, we have placed a bi-directional line buffer (the 8304B) between the computer and the ACIA. The 8304B consumes a lot of power, though. Since the driver is used only for short periods, a power-down feature has been added. When -DEVICE SELECT goes low, a transistor turns on power to the 8304B, allowing data transfer. When transfer is completed, the computer toggles -DEVICE SELECT high and the transistor turns off power to the 8304B. The 8304B monitors R/-W to determine the direction of data transfer.

The interrupt arbitration logic is one
link in the interrupt daisy chain, which prioritizes peripheral-generated interrupts to ensure that only one device interrupts at a time. If no higher-priority interrupt is in progress (pin 28 high), a low from ACIA output -IRQ will force the -IRQ line to the computer (pin 30) low. Concurrently, pin 23 is pulled low, telling the lower-priority devices that an interrupt is pending, forcing them to wait. After being serviced, the ACIA removes its interrupt request, and the arbitration logic sets the daisy chain signal high again.

Note that the highest priority device must be installed in the leftmost slot in the group 1 through 7. Slot 0 does not support the daisy chain. Empty slots between cards break the daisy chain.

1.2.4 Program Memory

Your computer dedicates 256 bytes of memory space to each peripheral connector. This is sufficient for most interface-unique software. The 7710 includes two 256x4-bit ROMs, enabled by -I/O SEL, which contain a general interface driver routine. As the ROMs consume quite a bit of power, they are equipped with a power-down feature like the 8304B. Should you desire to develop your own software, you may substitute RAMs for the ROMs. If you do so, the memory power-down feature must be disabled and the R/-W line enabled to the RAMs. One jumper wire will do this (see section 2.2). Using RAMs, you can fully develop and test your program before committing it to ROMs.
CHAPTER 2

INSTALLATION AND CHECKOUT

2.1 BOARD AND PERIPHERAL CONFIGURATION

Before you can install and operate your 7710 Asynchronous Interface you will need to configure it and your peripheral for the following.

2.1.1 Baud Rate

Your peripheral manual should tell you at which baud rate or rates the peripheral will operate. If it can handle several baud rates, choose the highest one available which is common to the interface card. Set your terminal for that baud rate, following its instructions. Then set the CCS card switches to match. If you peripheral's baud rate is available as an output and your cable makes the signal available to the 7710 at RS-232-C connector pin 24, you can set the 7710 to the peripheral's baud rate by setting the baud rate switches to the code for External.
With the card in front of you, position it so that the switches are in the upper right-hand corner. Find your baud rate in Table 1, and set the switches as shown for that baud rate (o means to push that side of the rocker switch down).

<table>
<thead>
<tr>
<th>Table 1. Baud Rate Selector Switch</th>
</tr>
</thead>
<tbody>
<tr>
<td>50 Baud</td>
</tr>
<tr>
<td>ON</td>
</tr>
<tr>
<td>OFF</td>
</tr>
<tr>
<td>110 Baud</td>
</tr>
<tr>
<td>150 Baud</td>
</tr>
<tr>
<td>300 baud</td>
</tr>
<tr>
<td>1200 Baud</td>
</tr>
<tr>
<td>2400 Baud</td>
</tr>
<tr>
<td>4800 Baud</td>
</tr>
<tr>
<td>19200 Baud</td>
</tr>
</tbody>
</table>

2.1.2 Half/Full Duplex

If your terminal allows you to select between half and full duplex operation, select FULL DUPLEX. Your computer's firmware expects a full duplex keyboard/display. This means that the computer, after receiving a character from the keyboard, sends that character back out to the display, allowing a quick check that the computer received what you wanted it to. When a terminal is in the half duplex mode, it displays the character as it is typed in, then, when the computer echoes, displays it a second time. For example, if you typed in RUN with the terminal in a half duplex mode, you would see RRUUNN on the display.

2.1.3 Line Feed

Your computer does not generate line feed control characters. It expects your terminal to do this each time a Carriage Return (Control D) is sent. If your terminal has an Auto Line Feed option, use it. Otherwise, you will have to program the interface software to insert line feeds.
2.1.4 Upper Case

Your computer expects all alphabetic characters to be in upper case. If your terminal has an Upper Case Only option, use it. Of course, the interface software can also be programmed to convert all lower case characters to upper case. An example of how to do so can be found in the driver input routine.

2.1.5 Parity

Data transfer usually is so reliable on asynchronous links that no parity generation or checking is needed, and the standard driver default command therefore selects no parity. Whichever parity option you choose (even, odd, or none), however, the terminal must be set to match the ACIA command.

2.2 RAM JUMPER

Directly beneath U9 (toward the connector fingers) are two jumper pads, labeled RAM above. If you plan to use RAMs, solder a piece of bus wire (supplied with the board) into these two pads. (If you switch from RAMs back to ROMs, you will need to remove the jumper.)
2.3 BUILDING A CABLE

Because peripheral connectors vary widely, no attempt has been made to supply the 7710 with a universal cable. You will need to construct your own cable, with a male DB-25S at one end and the appropriate connector for your peripheral at the other. Section 5.6 illustrates which RS-232-C lines should be tied to which connector pins; unsupported lines need not be connected.

2.4 CARD INSTALLATION

Now you're ready to install the interface card in the computer. First of all, align pin 1 of the I/O cable connector with pin 1 of the mating connector on the PC board. Pin 1 can be identified by the outside stripe on the cable, and by a triangular mark or other tick on the connector. When all pins are properly aligned, push down firmly on the connector until you can no longer see the metal pins. Gently fold the ribbon cable on the diagonal toward the ROMs/RAMs. Crease the fold only slightly; too much crease might fatigue and break the the wires. Now gently fold the ribbon back under itself, so that the back panel connector points to the right of the board. The slack in the cable is needed for strain relief. The card is now ready to be inserted into the computer.
Place the computer directly in front of you. Remove the top cover by placing the palms of your hands on the back edge of the computer, with your fingers hanging over the rear. Curl your fingers around the rear edge until you feel a ridge at your fingertips. Gently but firmly pry up until you hear two distinct pops. Don't lift the cover any farther. Slide it to the rear to remove it from the computer. Inside, toward the rear of the computer, you will see eight 50-pin connectors, numbered 0-7 from left to right. Place the CCS Asynchronous Serial Interface card in any of these connectors except #0, which is reserved for other use. We suggest that you use slot #2 if it is not already occupied. Insert the card by holding it and the cable so that the component side of the card is to the right and the cable assembly is to the rear. Align the card edge into the chosen connector; then gently push the card down until it is firmly seated. Slide the cable assembly through the nearest back panel slot and replace the cover on the computer. Plug one end of your signal cable (see section 2.3) to the external connector and the other end to your peripheral. Plug in the power cord, and you're ready to test the module.
2.5 CHECKOUT

Your 7710 has been fully tested, but you may for various reasons wish to test it yourself. The simple tests described in this section test most of the circuitry of the 7710. (We assume that 7710 is in slot #2. If it is not, you will have to modify the tests accordingly.)

Please note that ALL 7710 MODULES ARE SHIPPED WITH ROMS. Unless you remove these ROMs and substitute RAMs, you will want to run Test 1 and not Test 2. Test 1 is valid for substitute ROMs, but you must of course compare the screen display with a correct program listing.

2.5.1 Test 1: ROM Test

This test displays the contents of the ROMs on the CRT screen, verifying that the ROMs can be read by the computer, and allowing you to compare the contents with the program listing provided in Chapter 3.

a. Reset your computer.

b. Type in C200L (CR).

c. Compare program listing to the TV display.

d. When you run out of screen display, type in L (CR).

e. Repeat c and d until all 256 bytes of ROM have been read.
f. If problems result, compare the hexadecimal values of the memory locations. The ROMs may be reversed on your board. If not, see your CCS dealer.

Note: Your computer's disassembler cannot recreate any assembler pseudo-operational codes, such as ORG or EQU. Occasionally, use of the ORG instruction could hide an instruction from the disassembler. For instance, the code:

```
BCS *
ORG *-1
SEC
```

will disassemble as

```
BCS +$38
```

Watch for this kind of programming trick when comparing the listings. It is valid code, but may make you think you have bad ROMs. Programming tricks such as this are used to conserve memory in tight situations.

2.5.2 Test 2: RAM Test

This test verifies that you can read from and write to all locations of the program RAMs. (Be sure you’ve installed the RAM jumper.) A 256-byte segment of your computer's firmware is copied into the RAMs, then the copy is compared to the
original. Errors are displayed on the screen.

a. Reset your computer.

b. Type in C20C<F000.F0FFM (CR).

c. Type in C200<F000.F0FFV (CR).

d. A * should appear almost immediately on the screen if all is OK. If it doesn't, see your CCS dealer.

2.5.3 Test 3: Serial Data Loop Test

This test checks out the ACIA, the clock, and the line drivers. It does this by sending out a known byte of data, looping it back to the receive section, reading the data, and comparing the result. For this test, you will need a "loop-back" test fixture. To make one, take a standard male DB-25S socket and wire pins 2 and 3 together, pins 4 and 5 together, and pins 8 and 20 together. This fixture allows transmitted data to be looped back into the ACIA receiver.

a. Disconnect the signal cable.

b. Plug the loop-back test fixture onto the end of the I/O cable.

c. Ensure that the External baud rate is NOT selected.
d. Turn on, Reset your computer.

e. Type in COA0:03 (CR) to reset the ACIA.

f. Type in COA0:11 (CR) to initialize the ACIA.

g. Type in COA1:55 (CR) to write an alternating bit pattern.

h. Type in COA1 (CR) to read the received data.

i. Compare the display with what was sent.

j. Repeat Steps g, h, and i using AA in place of 55.

k. Repeat Steps f through i using different baud rates, ACIA commands, and data patterns until you are satisfied that the interface works properly. If you have problems, see your CCS dealer.

After completing Test 3, turn off the power, disconnect the test fixture, and reconnect the peripheral. If you changed the baud rate, set it to the correct rate. If you have ROMs on your board, you are now ready to use your CCS 7710 Asynchronous Interface. If you installed RAMs, you are now ready to develop your driver routines.
CHAPTER 3

INTERFACE SOFTWARE/FIRMWARE

The CCS Asynchronous Serial Interface obtains its flexibility by balancing hardware and software. The hardware takes care of most tasks which remain the same regardless of application. The software performs the application-unique tasks. Because applications vary so greatly, it is impossible to create software which is everything to everybody. The 7710 includes a standard driver which should meet many users' needs. Examine it carefully. If it does not fit your needs, you will need to write your own driver. Sections 3.1-3.3.2 contain the information necessary for you to do so.

3.1 ACIA REGISTERS

Your computer dedicates 16 memory addresses to each peripheral connector slot (except #0) for memory-mapped input/output. These 16 addresses are above and
beyond the 256 dedicated program memory addresses. The I/O addresses are located at $COxy, where $x = 8 + n$, $n =$ the peripheral slot number (1-7), and $y =$ the specific address (1-F). In our specific case,

$COx0 \text{ (WR)} = \text{ACIA command register}$
$COx0 \text{ (RD)} = \text{ACIA status register}$
$COx1 \text{ (WR)} = \text{ACIA transmit register}$
$COx1 \text{ (RD)} = \text{ACIA receive register}$

**NOTE:** The last address digit is not decoded beyond even or odd. This means that data can be passed on any odd address within the range, while the ACIA's command/status registers can be accessed on any even address.

For a more complete discussion of ACIA command and status formats, see a 6850 ACIA data sheet.

3.1.1 ACIA Command Register

ACIA operation is controlled by one-byte commands written to the command register. The commands are defined in the table at the top of the next page.

Please note that because the baud rate generator outputs a clock 16 times the baud rate, bits 1 and 0 must be set to 01 except when the ACIA is being reset.
### ACIA COMMAND REGISTER

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7654 3210</td>
<td>The clock is 1x the baud rate</td>
</tr>
<tr>
<td>xxxx xx00</td>
<td>The clock is 16x the baud rate</td>
</tr>
<tr>
<td>xxxx xx01</td>
<td>The clock is 64x the baud rate</td>
</tr>
<tr>
<td>xxxx xx10</td>
<td>ACIA Master Reset</td>
</tr>
<tr>
<td>xxxx xx11</td>
<td>ACIA Master Reset</td>
</tr>
<tr>
<td>xxxx0 00xx</td>
<td>7 data + Even parity + 2 stop bits</td>
</tr>
<tr>
<td>xxxx0 01xx</td>
<td>7 data + Odd parity + 2 stop bits</td>
</tr>
<tr>
<td>xxxx0 10xx</td>
<td>7 data + Even parity + 1 stop bit</td>
</tr>
<tr>
<td>xxxx0 11xx</td>
<td>7 data + Odd parity + 1 stop bit</td>
</tr>
<tr>
<td>xxxx1 00xx</td>
<td>8 data + No parity + 2 stop bits</td>
</tr>
<tr>
<td>xxxx1 01xx</td>
<td>8 data + No parity + 1 stop bit</td>
</tr>
<tr>
<td>xxxx1 10xx</td>
<td>8 data + Even parity + 1 stop bit</td>
</tr>
<tr>
<td>xxxx1 11xx</td>
<td>8 data + Odd parity + 1 stop bit</td>
</tr>
<tr>
<td>x00x xxxx</td>
<td>Set RS-232-C CTS</td>
</tr>
<tr>
<td>x01x xxxx</td>
<td>Disable transmit interrupts</td>
</tr>
<tr>
<td>x10x xxxx</td>
<td>Set RS-232-C CTS</td>
</tr>
<tr>
<td>x11x xxxx</td>
<td>Enable transmit interrupts</td>
</tr>
<tr>
<td>x10x xxxx</td>
<td>Clear RS-232-C CTS</td>
</tr>
<tr>
<td>x11x xxxx</td>
<td>Disable transmit interrupts</td>
</tr>
<tr>
<td>0xxx xxxx</td>
<td>Transmit break on transmit data</td>
</tr>
<tr>
<td>1xxx xxxx</td>
<td>Set RS-232-C CTS</td>
</tr>
<tr>
<td>1xxx xxxx</td>
<td>Transmit break on transmit data</td>
</tr>
<tr>
<td>1xxx xxxx</td>
<td>Disable transmit interrupts</td>
</tr>
<tr>
<td>0xxx xxxx</td>
<td>Disable Receive Interrupts</td>
</tr>
<tr>
<td>1xxx xxxx</td>
<td>Enable Receive Interrupts when:</td>
</tr>
<tr>
<td>0xxx xxxx</td>
<td>Receiver data register full</td>
</tr>
<tr>
<td>1xxx xxxx</td>
<td>Receive data overrun</td>
</tr>
<tr>
<td>0xxx xxxx</td>
<td>DTR signal inactive</td>
</tr>
</tbody>
</table>

### 3.1.2 ACIA Status Register

The status bits, when set, mean:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Receive data is ready for the computer.</td>
</tr>
<tr>
<td>1</td>
<td>The transmit register can accept data.</td>
</tr>
<tr>
<td>2</td>
<td>RS-232-C DTR inactive; don't send.</td>
</tr>
<tr>
<td>3</td>
<td>RS-232-C RTS inactive; don't send.</td>
</tr>
<tr>
<td>4</td>
<td>Received data improperly framed.</td>
</tr>
<tr>
<td>5</td>
<td>Data received before previous byte read.</td>
</tr>
<tr>
<td>6</td>
<td>Parity Error in received data.</td>
</tr>
<tr>
<td>7</td>
<td>ACIA-generated transmit or receive interrupt.</td>
</tr>
</tbody>
</table>
3.2 INPUT AND OUTPUT ROUTINES

Your computer looks at two page 0 locations to find out where the current keyboard handler and console output driver programs are located. The addresses are:

$36 - $37: console output handler  
$38 - $39: keyboard input handler

When you type in the BASIC command, IN#n, the firmware writes a $00 in location $38 and a $Cn in location $39. (The equivalent monitor command, n[Ctrl]K, does the same thing.) This creates an effective address of $Cn00 for the keyboard handler initialization program. The next time keyboard input is wanted, the initialization routine gets called. It must set everything up, then pass control to the input routine to actually do the input. One of the initializer's tasks is to change location $38 to identify the input handler's correct entry point. Then, the next time input is wanted, we can go straight to the input routine. Likewise, when OUT#n (or n[Ctrl]P) is typed in, location $36 is set to $00 and $37 is set to $Cn. On the first output, control will be passed to $Cn00 for output initialization. Location $36 should then be set to match the output handler's entry point for all subsequent console output.

Be aware that if any peripheral control options are allowed in the program, invoking an IN#n or OUT#n command will cause the default options to be selected for both input and output unless the
options are initialized after the input-or-output initialization decision is made. The standard program waits until after this decision is made before it initializes the character counter and operating mode. This way, an IN or OUT command has no effect on the counter and does not return the program to the default mode.

Input and output by your computer is handled on a byte-by-byte basis. As a result, data can be passed between the handlers and the computer in the accumulator (A register). Input data should be left in the accumulator when control is returned to the caller. The handler can find output data in the accumulator.

The input and output routines should be called as subroutines. Control can be returned to the caller with a simple RTS (Return from Subroutine) instruction. All register contents should be saved on entry to subroutines, then restored to their original contents just before leaving (except for parameter-passing registers). This practice saves headaches and program-debugging time later on.

Several scratchpad memory locations are available. The video-display-refresh memory locations (addresses $400-$7FF) use only the first 120 of every 128 locations for the display data. The remaining 24 addresses can be used for other purposes. Two sets of available locations are $6Fx and $77x, where x = 8 + slot number. For most programs, these locations should be
sufficient. But one other scratch location merits identification. Address $7F8 is often used to hold the page address of the currently-active peripheral. The page address is $CN, where n is the slot number.

You now have enough information to program a simple remote console interface program. Your program should consist of three parts: initialization, input, and output. For initialization, you must:

a. Save the registers;
b. Reset the ACIA;
c. Initialize the ACIA with the correct command word;
d. Establish the proper input and/or output entry point;
e. Allocate and/or initialize any special pointers, counters, etc;
f. Go to Step b of the appropriate I/O routine.

For input, you must:
a. Save the registers;
b. Check the ACIA status and wait until the input data is ready;
c. Read the input data;
d. Do any special data conversion as needed—e.g., lower-to-upper case;
e. Restore the registers;

f. Return to the caller.

For output, you must:

a. Save the registers;

b. Do any special preprint control (tabs, form feeds, etc.);

c. Wait until the ACIA can take more data;

d. Write the data to the ACIA;

e. Do any postprint control (line or page control, insert a line feed after a carriage return, etc.);

f. Restore the registers;

g. Return to the caller.

As you can see, several tasks are common to all the routines. To stretch 256 bytes of space as far as possible, you should make as much code as possible common. Since you can't predict what absolute addresses will contain this code, you can't create any subroutine calls. Thus you must use relative code throughout. Unused status flags can be used to indicate the entry point. The standard driver uses the V (overflow) flag to indicate initializing or not, and the C (carry) flag to indicate input or output. This allows you to use common segments of code, then branch to the task-unique code. After the flags have
served their purposes, they can be reused to indicate a tab in progress or other function.

The flow charts and program listing for the standard driver at the end of this chapter offer examples of the handling of specific driver tasks. We encourage you to use as much of the standard code as suits your application.

3.3 LOADING YOUR DRIVER INTO RAMS

If you selected RAMs, they must be loaded every time you turn your computer on and want to use the interface. The following procedure was devised for floppy disk systems; if you use some other storage media, you'll need to devise your own scheme.

3.3.1 Saving the Driver on Disk

The first chore is to get the interface software initially into memory. The firmware mini-assembler works nicely for this; see your Red Book for details on how to use it. Assemble the driver directly into the interface's memory. For instance, if the interface is in slot #1, use address $C100 as the base address. After you have assembled your driver into memory, save a copy of it on disk. To do this, first move a copy down into the "lower 32". Your disk
can only load and save programs from the lower 32K of memory. Location $A00 is a good spot for the copy; it will not interfere with the Integer BASIC or the Disk Operating System (DOS). This Monitor command performs the move nicely:

*A00<C100.C1FFM(cr)

Next, transfer control over to >BASIC under the DOS. If the DOS is already in memory, just type in:

*3DOG

Otherwise, do a disk boot:

*6[ctrl]P(cr)

Finally, you are ready to actually save the driver on disk:

>BSAVE ASYN1.0,A$A00,L$100(cr)

Your driver software is now saved on your disk with a file name of ASYN1.0. You are now ready to check out the driver and modify it as necessary. Don't forget to save a copy after each modification. There's nothing more frustrating than to try to check out a routine only to have it bomb out and erase itself in the process. When you're happy with the routine, save it one last time.
3.3.2 Power-On Loading of the Driver

Two methods of loading the software from disk are outlined here: a) using direct commands, and b) under program control.

a. Direct Commands:

To load the driver with direct commands, perform the following sequence:

1. Boot in the DOS:
   *
2. Read in the driver file:
   >BLOAD ASYN1.0
3. Return control to the monitor:
   CALL-155
4. Finally, upload the driver into the interface's RAM. Assuming that the interface is in slot #2:
   *C200<A00.AFFM

b. Loading the program under program control:

This alternate method combines steps 2 and 4 above into one automated step. A simple >BASIC program to perform this is:
10 INPUT "ASYNC INTERFACE SLOT IS: ", S
20 IF S<1 OR S>7 THEN GOTO 10
30 DEST = -16384 + 256 * S
40 PRINT "(ctrl D)BLOAD ASYN1.0,A$A00"
50 FOR I = 0 TO 255
60 POKE DEST + I, PEEK (2560 + I)
70 NEXT I
80 END

Assuming that this program has been saved on disk under the file name of ASYN, all you have to do now is:

1. Boot in the DOS:

   *6(ctrl P)(cr)

2. Execute the ASYN program:

   >RUN ASYN(cr)

3. Answer the question that appears:

   ASYNC INTERFACE SLOT IS: ?2(cr)

3.4 CALLING INPUT

The programs you install in the ROMs/RAMs won't do any good unless control can be passed to them for input or output. To do this, type in (n = slot number):

   IN#n  (> or] BASIC)
   n(ctrl K)  (Monitor)
Either of these commands will cause your computer to go to the installed input program on the card for all subsequent input to the computer. On the first input, the ACIA will be initialized if the interface program works like the standard program.

3.5 CALLING OUTPUT

To cause all output to be controlled by the programs on the card, type in one of the following commands (n = slot number):

\[
\text{PR#}n \ (\text{or } \text{BASIC}) \\
\text{n(ctrl P)} \ (\text{Monitor})
\]

All subsequent output from the computer will now be routed to the card's interface program.

3.6 CHANGING DEFAULT PARAMETERS

There are two default parameters in the standard program which can be changed AFTER an IN#n or OUT#n command has been executed.
3.6.1 ACIA Operating Mode Command

The default value for the ACIA operating mode command is $11, which specifies an 8 bit word, 2 stop bits, no parity, and no interrupts. To change the operating mode, POKE the desired command into location 16256 + 16*n ($C080 + $n0), where n is the slot number. Remember, though, that any subsequent IN#n or OUT#n command will re-command the ACIA to the default value.

3.6.2 Characters Per Line

The sample driver will automatically initiate a carriage return, line feed sequence after every 255 characters have been printed. If you want some other number of characters per line, simply POKE your value into location $5F8 (1528d) + the slot number. Make sure it is in the range 0 < CPL <= 255.
3.7 HAVING TROUBLE?

If your computer and peripheral are not talking to each other, you may be encountering one of the following common problems:

**PROBLEM** Your computer is not sending data.

**SOLUTION** For the 7710 to send data, the RTS line, pin 4, must be high. Install a handshake line from the receiving device or a jumper from pin 4 to pin 6 or 8 of the RS-232-C connector. If you use a jumper, data will be sent at the proper baud rate but could overrun the receiving buffer, causing data loss. If this happens, use a slower baud rate.

**PROBLEM** Your computer is not receiving data.

**SOLUTION** For the 7710 to receive data, the DTR line must be high. Install a handshake line from the sending device or a jumper from pin 20 to pin 6 or 8 of the connector.
DRIVER PROGRAM FOR THE
CCS 7710A ASYNCHRONOUS SERIAL INTERFACE

COPYRIGHT 1979 CALIFORNIA COMPUTER SYSTEMS

This program contains the necessary code to allow direct logical replacement of your computer's keyboard and TV output. Output defaults to 255 characters per line and no paging. Three entry points are defined: initialization, input, and output. When the > commands IN#n or PR#n are issued, the computer sets up a jump vector address to the initialization entry point. The initialization routine will adjust the input or output entry point vector to the correct address when the first input or output occurs.

System Equates

ORG 0

MAXLN: EQU 54  ; 54 lines per page default
MAXCHR: EQU 29F ; 127 characters per line default
BKSP: EQU $87  ; ASCII Back Space - 1 (for carry)
LNFD: EQU $8A  ; ASCII Line Feed
FF: EQU $8C   ; ASCII Form Feed
CARRET: EQU $8D ; ASCII Carriage Return
FS:  EQU $95  ; Forward Space
SPACE: EQU $A0
CH   EQU $24  ; Tab column pointer
CSWL  EQU $36 ; Location of output driver vector
KSWL  EQU $38 ; Location of input driver vector
KSWH  EQU $39
CPL   EQU $3F8-$C0 ; MAXCHR SAVE LOCATION
LPP   EQU $678-$C0 ; MAXLN SAVE LOCATION
LOCASE EQU $6F8-$C0 ;LC conversion mask hold
CHCNT EQU $778-$C0 ;Character counter
CMD EQU $CO80 ;+ $n0 for the ACIA Command port
STATUS EQU CMD ;This is the ACIA Status Port
DATA EQU CMD + 1 ;This is the ACIA Data Port
WAIT EQU #FCA8 ;Address of wait routine
RETURN EQU $FFCB ;Used to find the slot address

; The common code

INIT: BIT RETURN ;Set V = 1
BVS COM

OUTEP: CLC
DFB
$B0
;Clear the carry for output
INEP: SEC
CLV
;Make a BCS to skip next instruction
;Set the carry for input
COM: PHA
TXA
;Clear the V Flag for I/O
;Save the registers and status
PHA
PHA
PHA
PHA
TXA
SEI
RETURN
;Disable interrupts
JSR
LDY
$100,X-
;Put slot address on the stack
;Put the Slot Page
;Number Into Y
;Recover the output data (if any)

;Restore the Stack Pointer
PHA
;Save the data in the stack top
001D 98TYA ;Get the Slot Page Number
001E AA TAX ;Establish X Index
001F 0A ASL A / ;Multiply by 16 to get the
0020 0A ASL A ; $n0 index to access the ACIA
0021 0A ASL A
0022 0A ASL A
0023 A8 TAY ;Establish Y Index
0024 68 COMA: PLA ;Get the saved status codes
0025 28 PLP
0026 48 PHA
0027 50 1B BVC 10 / ;Routine 10 branch

; Initialization Routine

;This code handles the first input or the first output request
;after invoking the IN#n or the PR#n commands. It initializes
;the ACIA, sets up the lower case conversion mask and the
;entry point vector, and finally goes to the appropriate input
;or output routine.

0029 A9 23 LDA #$23 ;Reset the ACIA
002A 99 80 C0 STA CMD,Y
002B A9 11 LDA #$11 ;Set for 8 + 2, No parity, No int
002C 99 80 C0 STA CMD,Y
002D BB CLV
002E A5 38 LDA KSWL ;Clear the initialization flag
002F D0 29 BNE OINIT ;See if input is wanted
0030 E4 39 CPX KSWH ;No, branch for output initialization
0031 D0 25 BNE OINIT ;Maybe, make sure
0032 9D 38 06 STA LOCASE,X ;No, branch for output
0033 A9 07 LDA #7 ;Set no lower case conversion mask
0034 85 38 STA KSWL ;Set normal input entry point vector

INTERFACE SOFTWARE/FIRMWARE
0043 38  
0044 90 31  10:  SEC OUT  ;Fall through next branch
0046  ;  BCC OUT  ;Go to normal output
         ;  Input Routine
0046  ;  This routine expects no parameters from calling routines.
0046  ;  It waits until data has been typed in from the keyboard, and
0046  ;  then returns that data in the accumulator to the caller. It
0046  ;  ignores all line feeds and converts all lower case letters
0046  ;  to upper case (if the locase mask = #$20).
0046  
0046  B9 80 C0  
0049 4A  
004A 90 FA  
004C 68  
004D B9 81 C0  
0050 09 80  
0052 48  
0053 C9 8A  
0055 F0 EF  
0057 68  
0058 C9 E0  
005A 90 74  
005C 5D 38 06  
005F B0 6F  
0061  ;  Output Initialization
0061  
0061 A9 05  
0063 85 36  
0065 A9 FF  
0067 9D 38 05  
0061 A9 05  
0063 85 36  
0065 A9 FF  
0067 9D 38 05  
0061 A9 05  
0063 85 36  
0065 A9 FF  
0067 9D 38 05

INPUT:  LDA STATUS,Y  ;Get ACIA status
         LSR A  ;Isolate Rx Rdy bit
         BCC INPUT  ;Loop until data is ready
         PLA  ;Get rid of data on stack top
         LDA DATA,Y  ;Read the new data
         ORA #$80  ;Set Bit 7 for normal video
         PHA  ;Save data on stack
         CMP $LNFD  ;Ignore Line Feeds
         BEO INPUT
         LDA #$EO  ;See if it is lower case
         BCC DONA  ;Go finish up if not
         EOR LOCASE,X  ;Convert to upper if mask = #$20
         BCS DONA  ;Now go finish up

3-19
LDA  #MAXLN
STA  LPP,X  ; Output Routine

This routine does the actual output of the data. It expects
; to find the data for output on the top of the stack (where
; the common code put it).

OUT:  LDA  CHCNT,X  ; See if tab wanted
       CMP  CH
       BCS  OUTA  ; Branch if no tab
       CMP  #SPACE  ; Space out to column
       PHA  ; Save on stack
       PLA  ; Retrieve character
       PHA  ; Resave it
       PHP  ; Save Tab Status
       CMP  #$FF  ; Check for form feed
       BEQ  CHCTI  ; Branch if not
       AND  #$60  ; Test for other ctrl char
       BEQ  OUTB  ; Skip counter increment
       INC  CHCNT,X  ; Bump counter
       PLP  ; Reset tab flag
       OUTB
       LDA  STATUS,Y  ; Get ACIA status
       AND  #3  ; Isolate Tx buffer bit
       BEQ  OUTC  ; Wait if not ready
       AND  #$1  ; Check for input char
       BNE  INCHR  ; Get char if there is one
       PLA  ; Get data for output
       STA  DATA,Y  ; Output it
       BCC  OUT  ; Branch if tab
       BVS  LF  ; Branch if self generating character
RESAVE CHARACTER

LF:  CMP  #LNFD
     BEQ  DONE

BS:  SBC  #BKSP
     BNE  CR

; See if back space
; No, branch

DEC  CHCNT,X
     BNE  CR

; See if line feed
; Yes, adjust counter
; Disallow negative count

; Final Common Code

; This part of the code restores the registers and returns to
; the caller. It is used by all of these routines.

DONE:  PLA
DONA:  TSX

; Set the stack straight
; Modify A register value in
; Stack to insure it is
; Restored to the right value

STA  $100,X

; Restore registers

; Done!

; Rest of output code

CR:  SBC  #6
     BNE  AUTO

; See if a Carriage Return
; No, branch

STA  CHCNT,X

; Zero out counter

STA  CH

; and tab pointer

;
LDA #$CO ;Wait for print head to return
JSR WAIT ;
LSR LDA #$1F ;Make a line feed
V=1 for self generating character
SEC ;C=1 for no tab
BCS OUTD ;Always branch
AUTOCR: LDA CHCNT,X ;End of line yet?
CMP CL.X
BCC DONE ;No, done
LDA #$CARRET ;Yes, get a Carriage Return
BNE SELF ;Process it

; Ctrl S interrupt code

; This routine processes the ctrl S (DC3) to interrupt
; sending. Any character will cause sending to resume.
INCHR PHP ;Save psw on stack
LDA DATA,Y ;Get input char
AND #$7F ;Strip msb
CMP #$13 ;Check for ctrl S
BEQ WAIT1 ;If so, wait for next char
PLP ;If not, clear stack
BNE OUTC ; and go send char
WAIT1 LDA STATUS,Y ;Wait for input char
AND #$1 ;Get input buffer status
BEQ WAIT1 ;Wait for input char
LDA DATA,Y ;Read data to clear flag
PLP ;Get back old psw
BNE OUTC ;Go send next char
4.1 SPECIFICATIONS

SIZE: 5" 1 x 2.75" h x .75" w (max)
WEIGHT: less than 5 oz. (w/ cable)
SYSTEM INTERFACE:
  Internal: APPLE II
  Peripheral slots 1 through 7
  Configuration A thru E
  Primary Circuits Only
  Interface Type: DCE
  Failsafe Input Circuits
  (Shorts and Opens)
DATA TRANSFER MODE: Asynchronous Serial
  7 or 8 Data Bits
  Odd, Even, or No Parity Bits
  1 or 2 Stop Bits
DATA TRANSFER RATES: 50 baud 75 baud 110 baud
(Clock = 16 x baud) 134.5 baud 150 baud 200 baud
  300 baud 600 baud 1200 baud
  1800 baud 2400 baud 4800 baud
  9600 baud 19200 baud External
PROGRAM MEMORY: 256 Bytes ROM; may be replaced by RAM (Static: 2112's)
  ROM/PROM Auto Powered Down
REQUIRED POWER: +5vdc
  +12vdc
  -12vdc
FEATURES:
  Supports Daisy Chain Interrupts
  with On-Board Arbitration Logic
  Allows DMA Daisy Chain Pass-Through
  Crystal-Controlled Baud Rates
  Baud Rates Switch Selectable
  Glass Epoxy (FR-4) PC Board
  Gold Plated Connector Fingers
  Solder Mask Both Sides of Board
  Component Silkscreen
### 4.3 PARTS LIST

**CCS 7710A (Assy 00000-7710A)**

<table>
<thead>
<tr>
<th>#</th>
<th>QTY</th>
<th>REF</th>
<th>CCS P/N</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>5</td>
<td>C1-4,7</td>
<td>42034-21046</td>
<td>CAPACITOR, MONOLITHIC 1μF, 50vdc</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>C5,6</td>
<td>42215-55605</td>
<td>CAPACITOR, MICA 56μF, 500vdc, 10%</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>J2</td>
<td>56004-02013</td>
<td>HEADER, DUAL 13 PIN</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>Q1,2</td>
<td>36100-02907</td>
<td>TRANSISTOR, SI: PNP  GENERAL PURPOSE, PN2907</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>R1</td>
<td>40002-01005</td>
<td>RESISTOR, FIXED, COMP  10 ohm, 1/4W, 10%</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>R2</td>
<td>40002-06815</td>
<td>RESISTOR, FIXED, COMP  680 ohm, 1/4W, 10%</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>R3</td>
<td>40003-01015</td>
<td>RESISTOR, FIXED, COMP  100 ohm, 1/2W, 10%</td>
</tr>
<tr>
<td>8</td>
<td>4</td>
<td>R4-7</td>
<td>40002-02215</td>
<td>RESISTOR, FIXED, COMP  220 ohm, 1/4W, 10%</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>R8</td>
<td>40002-02725</td>
<td>RESISTOR, FIXED, COMP  2.7K, 1/4W, 10%</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>R9</td>
<td>40002-01055</td>
<td>RESISTOR, FIXED, COMP  1M, 1/4W, 10%</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>S1</td>
<td>27111-41010</td>
<td>SWITCH, DIP, 4PST</td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>U1</td>
<td>30300-00150</td>
<td>IC, INTERFACE; 75150  DUAL RS-232-C DRIVER</td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>U2</td>
<td>31100-06850</td>
<td>IC, DIGITAL, MOS; 6850  ACIA</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>U3</td>
<td>30300-00154</td>
<td>IC, INTERFACE; 75154  QUAD RS-232 RCVR</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>U4</td>
<td>31000-04702</td>
<td>IC, DIGITAL, CMOS; 4702  BAUD RATE GENERATOR</td>
</tr>
<tr>
<td>16</td>
<td>1</td>
<td>U7</td>
<td>30900-08304</td>
<td>IC, DIGITAL, TTL; 8304B  OCTAL BUS DRV/R/RCVR</td>
</tr>
<tr>
<td>17</td>
<td>1</td>
<td>U8</td>
<td>30000-00009</td>
<td>IC, DIGITAL, TTL; 74LS09  QUAD 2 IN AND O.C.</td>
</tr>
<tr>
<td>18</td>
<td>1</td>
<td>U9</td>
<td>30000-00136</td>
<td>IC, DIGITAL, TTL; 74LS136  QUAD 2 IN EX-OR O.C.</td>
</tr>
<tr>
<td>19</td>
<td>1</td>
<td>U10</td>
<td>30000-00003</td>
<td>IC, DIGITAL, TTL; 74LS03  QUAD 2 IN NAND O.C.</td>
</tr>
<tr>
<td>20</td>
<td>1</td>
<td>Y1</td>
<td>48132-45762</td>
<td>XTAL, QUARTZ  2.4576MHz, HC-6</td>
</tr>
<tr>
<td>21</td>
<td>2</td>
<td>Z1,2</td>
<td>40930-72726</td>
<td>RESISTOR NETWORK, SIP  2.7K x 7</td>
</tr>
<tr>
<td>22</td>
<td>1</td>
<td>XU1</td>
<td>58102-00080</td>
<td>SOCKET, IC; LOW PROFILE 8 PIN DIP</td>
</tr>
<tr>
<td>23</td>
<td>3</td>
<td>XU8-10</td>
<td>58102-00140</td>
<td>SOCKET, IC; LOW PROFILE 14 PIN DIP</td>
</tr>
</tbody>
</table>
### TECHNICAL INFORMATION

<table>
<thead>
<tr>
<th>#</th>
<th>QTY</th>
<th>REF</th>
<th>CCS P/N</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>24</td>
<td>4</td>
<td>XU3-6</td>
<td>58102-00160</td>
<td>SOCKET, IC; LOW PROFILE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>16 PIN DIP</td>
</tr>
<tr>
<td>25</td>
<td>1</td>
<td>XU7</td>
<td>58102-00200</td>
<td>SOCKET, IC; LOW PROFILE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>20 PIN DIP</td>
</tr>
<tr>
<td>26</td>
<td>1</td>
<td>XU2</td>
<td>58102-00240</td>
<td>SOCKET, IC; LOW PROFILE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>24 PIN DIP</td>
</tr>
<tr>
<td>27</td>
<td>1</td>
<td>-</td>
<td>07710-00002</td>
<td>BOARD, PC</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ASI-1, REV A</td>
</tr>
<tr>
<td>28</td>
<td>-</td>
<td>(Y1)</td>
<td>51000-01220</td>
<td>WIRE, BARE; TINNED</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>#22 AWG</td>
</tr>
<tr>
<td>29</td>
<td>-</td>
<td>(Y1)</td>
<td>60003-00001</td>
<td>TAPE, FOAM; 2 SIDED</td>
</tr>
<tr>
<td>30</td>
<td>1</td>
<td>U5,U6</td>
<td>00000-7610C</td>
<td>IC, DIGITAL, TTL, ROM-PAK</td>
</tr>
</tbody>
</table>

#### 4.4 PARTS BREAKDOWN

![Diagram](image)
4.5 Apple II I/O Connector

Top View
Back of Apple Main Board

Front of Apple Main Board
4.6 RS-232-C DCE Connector

**Front View**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
<th>Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Protective Ground</td>
<td>AA</td>
</tr>
<tr>
<td>2</td>
<td>Transmit Data</td>
<td>BA</td>
</tr>
<tr>
<td>3</td>
<td>Receive Data</td>
<td>BB</td>
</tr>
<tr>
<td>4</td>
<td>Request to Send</td>
<td>CA</td>
</tr>
<tr>
<td>5</td>
<td>Clear to Send</td>
<td>CB</td>
</tr>
<tr>
<td>6</td>
<td>Data Set Ready</td>
<td>CC</td>
</tr>
<tr>
<td>7</td>
<td>Signal Ground</td>
<td>AB</td>
</tr>
<tr>
<td>8</td>
<td>Rec Line Sig Det</td>
<td>CF</td>
</tr>
<tr>
<td>9</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>Unassigned</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Sec Rec Line Sig Det</td>
<td>SCF</td>
</tr>
<tr>
<td>13</td>
<td>Sec Clear to Send</td>
<td>SCB</td>
</tr>
<tr>
<td>14</td>
<td>Sec Transmit Data</td>
<td>SBA</td>
</tr>
<tr>
<td>15</td>
<td>Transmit Sig Ele CLK (DCE)</td>
<td>DB</td>
</tr>
<tr>
<td>16</td>
<td>Sec Receive Data</td>
<td>SBB</td>
</tr>
<tr>
<td>17</td>
<td>Receive Sig Ele CLK (DCE)</td>
<td>DD</td>
</tr>
<tr>
<td>18</td>
<td>Unassigned</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>Sec Request to Send</td>
<td>SCA</td>
</tr>
<tr>
<td>20</td>
<td>Data Terminal Ready</td>
<td>CD</td>
</tr>
<tr>
<td>21</td>
<td>Signal Quality Detector</td>
<td>CG</td>
</tr>
<tr>
<td>22</td>
<td>Ring Indicator</td>
<td>CE</td>
</tr>
<tr>
<td>23</td>
<td>Data Rate Select</td>
<td>CH/CI</td>
</tr>
<tr>
<td>24</td>
<td>Transmit Sig Ele CLK (DTE)</td>
<td>DA</td>
</tr>
<tr>
<td>25</td>
<td>Unassigned</td>
<td></td>
</tr>
</tbody>
</table>

DB-25S (Female)

- Full/Active Support
- Passive Support
- Not Supported

EIA RS-232C
DCE Type Connector PIN Assignment
4.7 DEFINITION OF RS-232-C INTERFACE CONFIGURATIONS

A
Transmit Only

B
Transmit Only*

C
Receive Only

D
Half Duplex; or Duplex*

E
Full Duplex

F
Primary Channel Transmit Only* / Secondary Channel Receive Only

G
Primary Channel Receive Only / Secondary Channel Transmit Only*

H
Primary Channel Transmit Only / Secondary Channel Receive Only

I
Primary Channel Receive Only / Secondary Channel Transmit Only

J
Primary Channel Transmit Only* / Half Duplex Secondary Channel

K
Primary Channel Receive Only / Half Duplex Secondary Channel

L
Half Duplex Primary Channel / Half Duplex Secondary Channel; or

M
Duplex Primary Channel* / Duplex Secondary Channel

Z
Special (Circuits specified by supplier)

*Note the inclusion of Request to Send in a Transmit Function, where it would not ordinarily be expected, but could indicate a non-transmit mode to the data communications equipment (DCE) to permit it to remove a line signal or to send synchronizing or framing signals as required.
4.8 STANDARD INTERFACE CONFIGURATIONS FOR RS-232-C

<table>
<thead>
<tr>
<th>Interchange Circuit</th>
<th>Interface Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>AA</td>
<td>A B C D E F G H I J K L M Z</td>
</tr>
<tr>
<td>AB</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>BA</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>BB</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>CA</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>CB</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>CD</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>CE</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>CF</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>CG</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>CH/CI</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>DA/DB</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>DD</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>SBA</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>SBB</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>SCA</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>SCB</td>
<td>X X X X X X X X X X X X</td>
</tr>
<tr>
<td>SCF</td>
<td>X X X X X X X X X X X X</td>
</tr>
</tbody>
</table>

Notes: Upper case indicates a line supported by the CCS 7710.
Lower case indicates a line not supported by the CCS 7710.
X = Basic interchange circuits, all systems
T = Additional interchange circuits required for synchronous channel
S = Additional interchange circuits required for switched service
O = Specified by supplier as required
- = Optional; supported by the CCS 7710
4.9 BOARD DIMENSIONS

COMPONENT SIDE

SIDE VIEW

COMPONENT AREA

LEAD AREA
APPENDIX A

LIMITED WARRANTY

California Computer Systems (CCS) warrants to the original purchaser of its products that its CCS assembled and tested products will be free from materials defects for a period of one (1) year, and be free from defects of workmanship for a period of ninety (90) days.

The responsibility of CCS hereunder, and the sole and exclusive remedy of the original purchaser for a breach of any warranty hereunder, is limited to the correction or replacement by CCS at CCS's option, at CCS's service facility, of any product or part which has been returned to CCS and in which there is a defect covered by this warranty. CCS will correct any defect in materials and workmanship free of charge if the product is returned to CCS within ninety (90) days of original purchase from CCS; and CCS will correct defects in materials in its products and restore the product to an operational status for a labor charge of $25.00, provided that the product is returned to CCS within one (1) year. All such returned products shall be shipped prepaid and insured by original purchaser to:

Warranty Service Department
California Computer Systems
250 Caribbean Drive
Sunnyvale, California
94086

CCS shall have the right of final determination as to the existence and cause of a defect, and CCS shall have the sole right to decide whether the product should be repaired or replaced.
This warranty shall not apply to any product or any part thereof which has been subject to:

(1) accident, neglect, negligence, abuse or misuse;

(2) any maintenance, overhaul, installation, storage, operation, or use, which is improper; or

(3) any alteration, modification, or repair by anyone other than CCS or its authorized representative.

THIS WARRANTY IS EXPRESSLY IN LIEU OF ALL OTHER WARRANTIES EXPRESSED OR IMPLIED OR STATUTORY INCLUDING THE WARRANTIES OF DESIGN, MERCHANTABILITY, OR FITNESS OR SUITABILITY FOR USE OR INTENDED PURPOSE AND OF ALL OTHER OBLIGATIONS OR LIABILITIES OF CCS. To any extent that this warranty cannot exclude or disclaim implied warranties, such warranties are limited to the duration of this express warranty or to any shorter time permitted by law.

CCS expressly disclaims any and all liability arising from the use and/or operation of its products sold in any and all applications not specifically recommended, tested, or certified by CCS, in writing. With respect to applications not specifically recommended, tested, or certified by CCS, the original purchaser acknowledges that he has examined the products to which this warranty attaches, and their specifications and descriptions, and is familiar with the operational characteristics thereof. The original purchaser has not relied upon the judgement or any representations of CCS as to the suitability of any CCS product and acknowledges that CCS has no knowledge of the intended use of its products. CCS EXPRESSLY DISCLAIMS ANY LIABILITY ARISING FROM THE USE AND/OR OPERATION OF ITS PRODUCTS, AND SHALL NOT BE LIABLE FOR ANY CONSEQUENTIAL OR INCIDENTAL OR COLLATERAL DAMAGES OR INJURY TO PERSONS OR PROPERTY.

CCS's obligations under this warranty are conditioned on the original purchaser's maintenance of explicit records which will accurately reflect operating conditions and maintenance preformed on CCS's products and
establish the nature of any unsatisfactory condition of CCS's products. CCS, at its request, shall be given access to such records for substantiating warranty claims. No action may be brought for breach of any express or implied warranty after one (1) year from the expiration of this express warranty's applicable warranty period. CCS assumes no liability for any events which may arise from the use of technical information on the application of its products supplied by CCS. CCS makes no warranty whatsoever in respect to accessories or parts not supplied by CCS, or to the extent that any defect is attributable to any part not supplied by CCS.

CCS neither assumes nor authorizes any person other than a duly authorized officer or representative to assume for CCS any other liability or extension or alteration of this warranty in connection with the sale or any shipment of CCS's products. Any such assumption of liability or modification of warranty must be in writing and signed by such duly authorized officer or representative to be enforceable. These warranties apply to the original purchaser only, and do not run to successors, assigns, or subsequent purchasers or owners; AS TO ALL PERSONS OR ENTITIES OTHER THAN THE ORIGINAL PURCHASER, CCS MAKES NO WARRANTIES WHATSOEVER, EXPRESS OR IMPLIED OR STATUTORY. The term "original purchaser" as used in this warranty shall be deemed to mean only that person to whom its product is originally sold by CCS.

Unless otherwise agreed, in writing, and except as may be necessary to comply with this warranty, CCS reserves the right to make changes in its products without any obligation to incorporate such changes in any product manufactured theretofore.

This warranty is limited to the terms stated herein. CCS disclaims all liability for incidental or consequential damages. Some states do not allow limitations on how long an implied warranty lasts and some do not allow the exclusion or limitation of incidental or consequential damages so the above limitations and exclusions may not apply to you. This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.