

A compendium of notes, diagrams, articles, instructions and code that describes the Apple][computer and how to program it.

AUTHOR

Steve Wozniak (www.woz.org)

DOCUMENT DATES OF RECORD

September 20, 1977 - November 15, 1977

The Woz Wonder	oook 1977 DigiBa	arn Computer Museum -	- Steve Wozniak, Apple C	omputer Inc.
	This name is no	t part of the origin	al Wonderhook	
	illis page is 110	t part of the origina	AL MONGET DOOK	
Distributed under the Crea	tive Commons Licen	se on page 5		Page 0002 of 0213

Introduction

A compendium of notes, diagrams, articles, instructions and code that describes the Apple][computer and how to program it.

What is the Woz Wonderbook?

The Woz Wonderbook was pulled together from Steve Wozniak's file drawers in the Summer and Fall of 1977 and served as the key reference describing the Apple <code>][</code> for Apple's own employees. The Wonderbook served as a primary source for the first real Apple <code>][</code> manual, the Red Book, published in January 1978. Apple <code>][</code> sales were increasing since its introduction at the West Coast Computer Fair in April 1977 and Woz and a team at Apple used the Wonderbook to bridge the gap in documentation as Apple and Steve Jobs realized they had to create a more professional product and manuals. There was only one Woz Wonderbook in the Apple library. The Woz Wonderbook at the DigiBarn was one of only a few copies made of this master by Apple employees at the time for internal use.

Facts about the Woz Wonderbook

Author:

Steve Wozniak (www.woz.org <http://www.woz.org/)</pre>

Document dates of record:

September 20, 1977-November 15, 1977

Owner:

DigiBarn Computer Museum (www.digibarn.com), Curator Bruce Damer (http://www.damer.com/).

DigiBarn's pages on the Wonderbook including this version can be found at:

http://www.digibarn.com/collections/books/woz-wonderbook/

This Wonderbook was discarded by Apple Computer Inc. (http://www.apple.com/) and recovered by Bill Goldberg who later donated it to the DigiBarn Computer Museum.

This Wonderbook was scanned and resurrected in October 2004 into PDF format by David T Craig (shirlgato@cybermesa.com).

This digital rendition of the Woz Wonderbook is available for non-commercial, educational and research purposes with the requirement to provide attribution and share-alike under the Creative Commons license provided on page 5. All other uses require the agreement of the DigiBarn Computer Museum (contact through www.digibarn.com).

Property Statement

This Woz Wonderbook is the property of the DigiBarn Computer Museum which is offering it under the following Creative Commons License found on page 5.

Under the terms of this license you must credit the DigiBarn Computer Museum, Steve Wozniak and Apple Computer, Inc. if whole or part of this Wonderbook is used for non commercial / educational or research purposes. All other uses require the agreement of the DigiBarn Computer Museum (contact through www.digibarn.com).

We would like to acknowledge Bill Goldberg for providing us this copy of the Woz Wonderbook.

The author of the Woz Wonderbook is Steve Wozniak.



C O M M O N S D E E D

Creative Commons

Attribution - Non Commercial - Share Alike 1.0

You are free:

- * to copy, distribute, display, and perform the work
- * to make derivative works

Under the following conditions:



Attribution. You must give the original author credit.



Noncommercial. You may not use this work for commercial purposes.



Share Alike. If you alter, transform, or build upon this work, you may distribute the resulting work only under a license identical to this one.

- * For any reuse or distribution, you must make clear to others the license terms of this work.
- * Any of these conditions can be waived if you get permission from the copyright holder.

Your fair use and other rights are in no way affected by the above.

This is a human-readable summary of the Legal Code.

The Woz Wonderbook -- 1977 -- DigiBarn Computer Museum -- Steve Wozniak, Apple Computer Inc.

Disclaimer

The Commons Deed is not a license. It is simply a handy reference for understanding the Legal Code (the full license) — it is a human-readable expression of some of its key terms. Think of it as the user-friendly interface to the Legal Code beneath. This Deed itself has no legal value, and its contents do not appear in the actual license.

Creative Commons is not a law firm and does not provide legal services. Distributing of, displaying of, or linking to this Commons Deed does not create an attorney-client relationship.

For the full legal code for this license see:

http://creativecommons.org/licenses/by-nc-sa/2.0/

Table of Contents

Auto Repeat for Apple-II Monitor Commands 20 September 1977

Use of the Apple-II Mini-Asssembler

Apple-II Pointers and Mailboxes

Apple-II 2716 EPROM Adaptation ('D0' and 'D8' Sockets) 18 November 1977

Using Apple-II Color Graphics

Adding Colors to Apple-II Hi-Res

Apple-II Disassembler Article (Apple-II MONITOR ROM)

Apple-II Cassette Article

Apple-II Floating Point Package

Apple-II Sweet-16 -- The 6502 Dream Machine

Apple-II 6502 Code Relocation Program 14 November 1977

Apple-II Renumbering and Appending BASIC Programs
15 November 1977

References 03 November 2004

Bill Goldberg Interview 19 April 2004


Credits

The Woz W	onderbook 1977	DigiBarn Computer	Museum Steve	Wozniak, Apple Co	omputer Inc.
	This page	is not part of +1	ae original Words	erhook	
	iiiis page	is not part of t	ic original wond	EI DUUK	
Distributed under the	e Creative Commons	License on page 5			Page 0008 of 0213

DOCUMENT

Auto Repeat for Apple-II Monitor Commands

20 September 1977



The Woz Wonde	erbook 1977 Digi	Barn Computer Museu	ım Steve Wozniak, App	le Computer Inc.
	This name is	not part of the orig	rinal Wonderbook	
	inis hake is i	not part of the orig	Sinal Wollder DOUK	
Distributed under the Cre	eative Commons Lice	ense on page 5		Page 0010 of 0213

9/20/7**7** Wo**z**

AUTO REPEAT FOR APPLE -II MONITOR COMMANDS

It is occasionally desirable to automatically repeat a MONITOR command or command sequence on the APPLE II computer. For example, flaky (intermittently bad) RAM bits in the \$800 - \$FFF address range (\$ stands for hex) may be detected by verifying those locations with themselves using the MONITOR verify command:

*800<800.FFFV) (no blanks) () is car ret)

Because this problem is intermittent, multiple verifications may be necessary before the problem is detected. Typing the verify command over and over is a tedious chore which may not even catch the bug, particularly since the RAMS are not fully exercised while the user is typing.

The APPLE - II MONITOR command input buffer begins at location \$200 and is scanned from beginning to end after the user finishes the line by typing a carriage return. An index to the next executable character of the buffer resides in location \$34 while any function is being executed. By adding the command '34:0' to the end of a MONITOR command sequence the user causes scanning to resume at the beginning. Because the '34:0' command leaves the MONITOR in 'store' more, an 'N' command should begin the line. The following is an example of a command sequence which verifies locations \$800 - \$FFF with themselves, automatically repeating.

*N800<800.FFFV 34:0 | | (| is blank) (Note that the trailing blank is necessary for this feature to work properly)


Multiple command sequences accepted by the Apple II MONITOR may also be automatically repeated. For example, the following command sequence clears all bits in the address range \$400 - \$5FF, verifies these locations with themselves, sets them all to ones, verifies them again, and repeats:

Because this example uses screen memory locations, it is observable on the display. The repeating command may be halted by hitting RESET. Since the cursor is only generated for keyboard entry, it will disappear while the example repeats.

The Woz Wond	lerbook 1977 D	igiBarn Computer	Museum Steve	Wozniak, Apple Co	omputer Inc.
	This nage is	s not part of th	e original Words	erhook	
	inis page is	s not part of th	C OFFINAL WORLD	ei buuk	
Distributed under the Cr	eative Commons L	icense on page 5			Page 0012 of 0213

DOCUMENT

Use of the Apple-II Mini-Asssembler



The Wo	z Wonderbook	1977 DigiBarn	Computer Museum	Steve Wozniak, Apple (Computer Inc.
	Thi	nage is not -	art of the entain	al Wandarhaak	
	1113	s page 15 ΠΟΣ β	part of the origin	al WONGERDOOK	
Distributed unde	r the Creative Co	mmons License	on page 5		Page 0014 of 0213

The following section covers use of the Apple II miniassembler only. It is not a course in assembly language programming. For a reference on programming the 6502 microprocessor, refer to the MOS Technology Programming manual. The following section assumes the user has a working knowledge of 6502 programming and mnemonics.

The Apple II mini-assembler is a programming aid aimed at reducing the amount of time required to convert a hand-written program to object code. The mini-assembler is basically a look-up table for opcodes. Wit it, you can type mnemonics with their absolute addresses, and the assembler will convert it to the correct object code and store it in memory.

Typing "F666G" will put the user in mini-assembler mode. While in this mode, any line typed in will be interpreted as an assembly language instruction, assembled, and stored in binary form unless the first character on the command line is a "\$".

If it is, the remainder of the line will be interpreted as a normal monitor command, executed, and control returned to assembler mode. To get out of the assembler mode, reset must be pushed.

If the first character on the line is blank, the assembled instruction will be stored starting at the address immediately following the previously assembled instruction. If the first character is nonblank (and not "\$"), the line is assumed to contain an assembly language instruction preceded by the instruction address (a hex number followed by a ":"). In either case, the instruction will be retyped over the line just entered in disassembler format to provide a visual check of what has been assembled. The counter that

keeps track of where the next instruction will be stored is the pseudo PC (Program Counter) and it can be changed by many monitor commands (eg.'L', 'T', ...). Therefore, it is advisable to use the explicit instruction address mode after every monitor command and, of course, when the Tiny assembler is first? entered.

Errors (unrecognized mnemonic, illegal format, etc.) are signalled by a "beep" and a carrot ("^") will be printed beneath the last character read from the input line by the miniassembler.

The mnemonics and formats accepted by the mini assembler are the same as those listed by the 6502 Programmers Manual, with the following exceptions and differences:

- All imbedded blanks are ignored, except inside addresses,
- 2. All addresses typed in are assumed to be in hex (rather than decimal or symbolic). A preceding "\$" (indicating hex rather than decimal or symbolic) is therefore optional, except that it should not precede the instruction address).
- 3. Instructions that operate on the accumulator have a blank operand field instead of "A".
- 4. When entering a branch instruction, following the branch mnemonic should be the <u>target</u> of the branch. If the destination address is not known at the time the instruction is entered, simply enter an address that is in the neighborhood, and later re-enter the branch instruction with the correct target address.

 NOTE: If a branch target is specified that is out of range, the mini-assembler will flag the address as being in error.


- 5. The operand field of an instruction can only be followed by a comment field, which starts with a semicolon (";"). Obviously, the Tiny assembler ignores the field and in fact will type over it when the line is typed over in disassembler format. This "feature" is included only to be compatible with future upgrades including input sources other than the keyboard.
- 6. Any page zero references will generate page zero instruction formats if such a mode exists. There is no way to force a page zero address to be two bytes, even if the address has leading zeroes.

In general, to specify an addressing type, simply enter it as it would be listed in the disassembly. For information on the disassembler, see the monitor section.

	The Woz Wonderboo	ok 1977	- DigiBarn Compute	r Museum -	- Steve Wozniak,	Apple C	omputer Inc.	
		This page	is not part of t	he origina	l Wonderbook			
Distribut	ed under the Creative	Commons	License on page 5				Page 0018 of	0213

DOCUMENT

Apple-II Pointers and Mailboxes



This page is not part of the original Wonderbook

Distributed under the Creative Commons License on page 5

Page 0019 of 0213

TI	ne Woz Wonderboo	ok 1977 D	igiBarn Compute	r Museum	Steve Wozniak,	Apple C	omputer Inc.	
		This page is	not part of t	he original	. Wonderbook			
Distributed	I under the Creative	e Commons L	icense on page 5	5			Page 0020 of	0213

The Woz Wonderbook 1977 DigiBarn Computer Museum Steve Wozniak, Apple C	e Computer Inc.
---	-----------------

POINTERS & MAILBOXES

REAL DEC DESCRIPTION

Some Enformation for the appear on secon.

IN 200- 512. Line buffer

IN 200- 512. Line briffer. 2FF 767

60,60 -> 1 Cop of Lygslesoft Bitile program

70,71 Lop of Viriale Dea in Cappingst


Th	ne Woz Wonderboo	ok 1977 Diç	giBarn Compute	r Museum :	Steve Wozniak,	Apple Co	omputer Inc.	
		This page is	not part of t	he original	Wonderbook			
Distributed	under the Creative	e Commons Lic	ense on page 5				Page 0022 of	0213

DOCUMENT

```
Apple-II 2716 EPROM Adaptation

( 'D0' and 'D8' Sockets )

18 November 1977
```




Т	he Woz Wonderbo	ok 1977 Di	giBarn Compute	r Museum	Steve Wozniak,	Apple C	omputer Inc.	
		This page is	not part of t	he original	Wonderbook			
Distributed	d under the Creativ	e Commons Li	cense on page 5	;			Page 0024 of	0213

11-18-77

APPLE-II 2716 EROM ADAPTATION ('DO' and 'D8' sockets)

1. Remove the 'EO' ROM from its socket. On the top side of the board under the 'EO' socket, cut the ROM pin 18 jumper trace. Then reinsert the ROM. This cut will isolate pins 18 of ROMS 'DO' and 'D8' from pins 18 of the other ROMS. Reinsert the 'EO' ROM when done.




- 2. On the <u>underside</u> of the APPLE-II board, cut the traces connecting pin 20 to 21 of ROMs 'D0' and 'D8' only.
- On the <u>underside</u>, cut the trace going to pin 18 of ROM 'D8'
 near the chip. Scrape solder resist off of approximately ‡ inch
 of the remaining trace not still connected to pin 18. You may
 wish to tin it with solder since it will later be soldered to.
- 4. (Underside) Connect pin 18 of ROM 'D8' to pin 12 of ROM 'E0' (ground)
- 5. (underside) Connect pin 18 of ROM 'EO' to the trace which previously went to pin 18 of ROM 'D8' (and which should be pretinned if step 3 was followed).

page 2

- 6. (underside) Connect pin 21 of ROM 'D8' to pin 21 of ROM 'D0'. Then connect both of these to pin 24 of either ROM (V_{CC}).
- 7. Note that the INH control function (pin 32 on the APPLE-II I/O BUS connectors) will not disable the 2716 EROMs in the 'DO' and 'D8' ROM slots since pin 21 is a power supply pin and not a chip select input on the EROMs.

DOCUMENT

Using Apple-II Color Graphics



This page is not part of the original Wonderbook

Distributed under the Creative Commons License on page 5

Page 0027 of 0213

The Woz Wonderboo	ok 1977 DigiBarn C	omputer Museum	Steve Wozniak, Apple C	omputer Inc.
	This page is not par	t of the origina	l Wonderbook	
	page 13 not par	to the origina	1 Honder book	
Distributed under the Creative	e Commons License on	page 5		Page 0028 of 0213


USING APPLE-II COLOR GRAPHICS


The APPLE-II color graphics hardware will display a 40H by 48V grid, each position of which may be any one of 16 colors. The actual screen data is stored in 1K bytes of system memory, normally locations \$400 to \$7FF. (A dual page mode allows the user to alternatively display locations \$800 to \$BFF). Color displays are generated by executing programs which modify the 'screen memory'. For example, storing zeroes throughout locations \$400 to \$7FF will yield an all-black display while storing \$33 bytes throughout will yield an all-violet display. A number of subroutines are provided in ROM to facilitate useful operations.

The x-coordinates range from 0 (leftmost) to 39 (rightmost) and the y-coordinates from 0 (topmost) to 47 (bottommost). If the user is in the mixed graphics/text mode with 4 lines of text at the bottom of the screen, then the greatest allowable y-coordinate is 39.

The screen memory is arranged such that each displayed horizontal line occupies 40 consecutive locations. Additionally, even/odd line pairs share the same byte groups. For example, both lines 0 and 1 will have their leftmost point stored in the same byte, at location \$400; and their rightmost point stored in the byte at location \$427. The least significant 4 bits correspond to the even line and the most significant 4 bits to the odd line. The relationship between y-coordinates and memory addresses is illustrated on the following page.

COLOR GRAPHICS SCREEN MEMORY MAP





	Data			p?	7te	∍		
	X	X	X	X	Y	Y	Y	Y
1	odd					e	vei	ī
	line					1:	ine	€
		ď	ıtε	ì.		d٤	ata	ı

LINE	BASE address(hex)	Secondary BASE address
\$0,1	\$400	\$800
\$2,3	\$480	\$880
\$4,5	\$500	\$900
\$6,7	\$580	\$980
\$8,9	\$60 0	\$A00
\$A,B	\$680	\$A80
\$C,D	\$700	\$B00
\$E,F	\$780	\$B80
\$10,11	\$428	\$828
\$12,13	\$4A8	\$8 A8
\$14,15	\$528	\$928
\$16,17	\$5A8	\$9A8
\$18,19	\$628	\$A28
\$1A,1B	\$6A8	\$AA8
\$1C,1D	\$728	\$B28
\$1E,1F	\$7A8	\$BA8
\$20,21	\$450	\$850
\$22,23	\$4D0	\$8D0
\$24, 2 5	\$550	\$950
\$26,27	\$5D0	\$9D 0
\$28,29	\$650	\$A50
\$2A,2B	\$6D0	\$ADO
\$2C,2D	\$750	\$B50
\$2E,2F	\$7D0	\$BD0

The APPLE-II color graphics subroutines provided in ROM use a few page zero locations for variables and workspace. You should avoid using these locations for your own program variables. It is a good rule not to use page zero locations \$20 to \$4F for any programs since they are used by the monitor and you may wish to use the monitor (for example, to debug a program) without clobbering your own variables. If you write a program in assembly language that you wish to call from BASIC with a CALL command, then avoid using page zero locations \$20 to \$FF for your variables.

	Co1	or	Grapl	hi	cs
Page	Zero	Var	iabl	<u>e</u> .	Allocation

<u> </u>	2010		
	GBASL	\$26	
	GBASH	\$27	
	Н2	\$2C	
	V2	\$2D	
	MASK	\$2E	
	COLOR	\$30	

as a pointer to the first (leftmost) byte of the current plot line. The (GBASL),Y addressing mode of the 6502 is used to access any byte of that line. COLOR is a mask byte specifying the color for even lines in the 4 least significant bits (0 to 15) and for odd lines in the 4 most significant bits. These will generally be the same, and always so if the user sets the COLOR byte via the SETCOLOR subroutine provided. Of the above variables only H2, V2, and MASK can be clobbered by the monitor.

Writing a color graphics program in 6502 assembly language generally involves the following procedures. You should be familiar with subroutine usage on the 6502.

- 1. Set the video mode and scrolling window (refer to the section on APPLE-II text features)
- 2. Clear the screen with a call to the CLRSCR (48-line clear) or CLRTOP (40-line clear) subroutines. If you are using the mixed text/graphics feature then call CLRTOP.
- 3. Set the color using the SETCOLOR subroutine.
- 4. Call the PLOT, HLINE, and VLINE subroutines to plot points and draw lines. The color setting is not affected by these subroutines.
- 5. Advanced programmers may wish to study the provided subroutines and addressing schemes. When you supply x- and y-coordinate data to these subroutines they generate BASE address, horizontal index, and even/odd mask information. You can write more efficient programs if you supply this information directly.

SETCOL subroutine (address \$F864)

Purpose: To specify one of 16 colors for standard resolution plotting.

Entry: The least significant 4 A-Reg bits contain a color code (0 to \$F). The 4 most significant bits are ignored.

Exit: The variable COLOR (location \$30) and the A-Reg will both contain the selected color in both half bytes, for example color 3 will result in \$33. The carry is cleared.

Example: (select color 6)

LDA #\$6

JSR SETCOL (\$F864)

note: When sitting the color to a constant the following sequence is preferable.

LDA #\$66

STA COLOR (\$30)

PLOT subroutine (address \$F800)

Purpose: To plot a square in standard resolution mode using the most recently specified color (see SETCOL). Plotting always occurs in the primary standard resolution page (memory locations \$400 to \$7FF).

Entry: The x-coordinate (0 to 39) is in the Y-Reg and the y-coordinate (0 to 47) is in the A-Reg.

Exit: The A-Reg is clobbered but the Y-Reg is not. The carry is cleared. A halfbyte mask (\$F or \$F0) is generated and saved in the variable location MASK (location \$2E).

Calls: GBASCALC

Example: (Plot a square at coordinate (\$A,\$2C))

LDA #\$2C Y-coordinate

LDY #\$A X-coordinate

JSR PLOT (F800)

PLOT1 subroutine (address \$F80E)

Purpose: To plot squares in standard resolution mode with no

Y-coordinate change from last call to PLOT. Faster than PLOT. Uses most recently specified COLOR (see

SETCOL)

Entry: X-coordinate in Y-Reg (0 to 39)

Exit: A-Reg clobbered. Y-Reg and carry unchanged.

Example: (Plotting two squares - one at (3,7) and one at (9,7))

LDY #\$3 X-coordinate

LDA #\$7 Y-coordinate

JSR PLOT Plot (3,7)

LDY #\$9 New X-coordinate

JSR PLOT1 Call PLOT1 for fast plot.

HLINE subroutine (address \$F819)

Purpose: To draw horizontal lines in standard resolution mode. Most recently specified COLOR (see SETCOL)

is used.

Entry: The Y-coordinate (0 to 47) is in the A-Reg. The leftmost X-coordinate (0 to 39) is in the Y-Reg and the rightmost X-coordinate (0 to 39) is in the variable H2 (location \$2C). The rightmost x-coordinate may never

be smaller than the leftmost.

Calls: PLOT, PLOT1

Exit: The Y-Reg will contain the rightmost X-coordinate (same as H2 which is unchanged). The A-Reg is clobbered. The carry is set.

Example: Drawing a horizontal line from 3(left X-coord) to \$1A (right X-coord) at 9 (Y-coord)

LDY #\$3 Left

LDA #\$1A Right

STA H2 Save it

LDA #\$9 Y-coordinate

JSR HLINE Plot line

SCRN subroutine (address \$F871)

Purpose: To sense the color (0 to \$F) at a specified screen

position.

Entry: The Y-coordinate is in the A-Reg and the X-coordinate

is in the Y-Reg.

Exit: The A-Reg contains contents of screen memory at specified position. This will be a value from 0 to 15). The Y-Reg is unchanged and the 'N' flag is cleared (for unconditional

branches upon return).

Calls: GBASCALC

Example: To sense the color at position (5,7)

LDY #\$5 X-coordinate

LDA #\$7 Y-coordinate

JSR SCRN Color to A-Reg.

GBASCALC subroutine (address \$F847)

Purpose: To calculate a base address within the primary standard resolution screen memory page corresponding to a specified Y-coordinate. Once this base address is formed in GBASL and GBASH (locations \$26 and \$27) the PLOT routines can access the memory location corresponding to any screen position by means of (GBASL), Y addressing.

Entry: (Y-coordinate)/2 (0 to \$17) is in the A-Reg. Note that even/odd Y-coordinate pairs share the same base address)

Exit: The A-Reg is clobbered and the carry is cleared. GBASL and GBASH contain the address of the byte corresponding to the leftmost screen position of the specified Y-coord.

Example: To access the byte whose Y-coordinate is \$1A\$ and whose X-coordinate is 7.

LDA #\$1A Y-coordinate

LSR Divide by 2

JSR GBASCALC Form base address.

LDY #\$7 X-coordinate

LDA (GBASL), Y Access byte


Note: For an even/odd Y-coord pair, the even-coord data is contained in the least significant 4 bits of the accessed byte and the odd-coord data in the most significant 4.

The Woz Wond	derbook 1977 Dig	iBarn Computer Museur	m Steve Wozniak, Apple	Computer Inc.
	This per i	not nort of the ender	inal Wandarhaak	
	inis page is	not part of the orig	inal wonderbook	
Distributed under the C	reative Commons Lice	ense on page 5		Page 0036 of 0213

The Woz Wonderbook

DOCUMENT

Adding Colors to Apple-II Hi-Res



This page is not part of the original Wonderbook

The Woz Wor	nderbook 1977	DigiBarn Compute	r Museum Stev	ve Wozniak, Apple C	omputer Inc.
	This page	is not part of +	he original Wa	nderhook	
	illis page	is not part of t	ne original WO	nder book	
Distributed under the (Creative Commons	License on page 5			Page 0038 of 0213

ADDING COLORS TO APPLE-II HI-RES (nullifies warrantee)

1. Remove the APPLE-II PC board from its enclosure

- (a) Remove the ten (10) screws securing the plastic top piece to the metal bottom plate. Six (6) of these are flat-head screws around the perimeter of the bottom plate and four (4) are round-head screws located at the front lip of the computer. All are removed with a phillips head screwdriver. Do not remove the screws securing the power supply or nylon posts.
- (b) Lift the plastic top piece from the bottom plate while taking care not to damage the ribbon cable connecting the keyboard to the PC board. This cable will have to be disconnected from one or the other.
- (c) Disconnect the power supply from the PC board.
- (d) Remove the =8 nut and lockwasher securing the center of the PC board. These will not be found on the earlier APPLE-II computers.
- (e) Carefully disengauge each of 6 nylon posts from the PC board. (7 on earlier versions).
- (f) Lift the PC board from the bottom plate.

page 2

- 2. Above the board wiring method
 - (a) Lift the following IC pins from their sockets.

A8-1

A8-6

A8 - 13

A9 - 1

A9 - 2

A9-9

- (b) Mount a 74LS74 (dual C-D flip-flop) and a 74LS02 (quad NOR gate) in the APPLE-II breadboard area (A11 to A14 region).
- (c) Wire the following circuit (* indicates that wiring is to a pin which is out of its socket).

8 The many part to the training the seckets.

All the property of the many part of the many seckets.


All the property of the many part of the many seckets.

All the property of the many seckets.


All the property of the many seckets.

Good his getry in the bread board area (All-A14)

3. where the following circuit (* indicates that wire goes to a pin what is out of its socket)



(83-18) - TAS-6)




The Woz Wonderbook

DOCUMENT

Apple-II

Disassembler Article

(Apple-II MONITOR ROM)



This page is not part of the original Wonderbook

Т	he Woz Wonderbo	ok 1977 Di	giBarn Compute	r Museum	Steve Wozniak,	Apple C	omputer Inc.	
		This page is	not part of t	he original	Wonderbook			
Distributed	d under the Creative	e Commons Li	cense on page 5	5			Page 0044 of	0213

The Woz	Wonderbook 1977 DigiBarn Computer Museum Steve Wozniak, Apple C	omputer Inc.
	DISASSEMBLER ARTICLE	
	(pertains to APPLE-II MONITOR ROM)	
	(perturns to mribb it mounts)	
Distributed under t	he Creative Commons License on page 5	Page 0045 of 0213

APPLE DISASSEMBLER

MIEN GAMM STEVE WEETHAN

instructions in miremonic form. The subreminies are factored to disactioning and debugging aids but tables with more goneral arage (assemblers) are normacid. The subreutines occupy one page (256 bytes) and lavies most of another . Description. This subreatine package is used to display single or sequential cours Seven page zero locations are weed.

Four output fields are generated for each disassembled mitraction: (1) Maners of instruction, in hexadecimal (hex); (2) liex code listing of instruction, i'c bytes; (3) 3 character minements, or "FFE" for invalin ope (which arrune a the following termais. of 1 byte); and (4) Address field, in one of

Format	Address Mede
(emply)	Invand, Implied, Accumulator
ê 	Page Lero.
41234	Absolule, Branch (talget prinie
C! \$#	Immediale
412, X	Sero page, indexed by A
112,5	Rero page, indexed by Y.
\$1234, X	Absolute, indexed by X.
41234,4	Ausolute, indexed by Y.
(11234)	Indirect.
(112,X)	Indexed Indirect.
(t12), Y	indirect Indexed.

APPLE disassembles to avoid confusion and facilitaic assembleres s for accumulator addressing, ine Note that unlike MOS TECHNOLOGY collects an empty field eyle counting. 3. Usage. The lottowing subroutine entries are useful.

- but clear). All processor registers are allered (except 5 stack printer). and PCH are updated to contain the andress of the last arsascenation instruction. Must be called with Estas in hexaderimid made (15) states Disassembles and displays 2d sequential instructions beginning at instructions beginning at address 13802 with be disascenaled. Per example, if called with 102 in PCL ma 138 in 1641, 20 par Too Carabina varie of page specified by the Uses INSTIDSP and PCADJ. acidress الد د (a) DSMBL:
- specified by PCL and PCH. Must be called in hexadecound mede. s) are attered. Uses PCADJS. 6) INSTDSP: Disassembles and displays a single instruction whose address in PRPC, PRBLNK, PRBLZ, PRNTAX, PRBYTE, and CHAROUT Processer registers (except
- 3 blanks, Alters A, cleais X. Uses BRNJAX and CHARCHI. Outputs a carriage return, 4 hex digits corresponding to PCH and a dash, and (c) PRPC:
- Outputs the contents of X as two nex digits. Alters A. was CHARCET (4) PRNTX:
- Outputs two nex digits for the contents of A, then two nox digits for contents of X. A is altered. Uses CHAROUT. (e) PRNIAX:
- PRNTAX except that Y and X are output. Liters A. Cres CHARGET Same as (F) PRNTYX:
- Outputs the number of blanks specified by the contents of X Outpuls 3 Wanks. Alteri A, clears X. Uses CHAROUT (h) PABL2:

(9) PRBLNK:

Wanks). Alleri A, clears X. Uses CHAROUT.

337 13)

3

Outputs a character from the A register followed by A-i plant, in other woods, X specifies the total number of characters caspair (x) blanks), Allris A, clears X. Uses CHARLUT. ٠. (i) PRBL3

The following program will run a disassembly. Running as a program.

MONITOR DSMBL JSR JMP 200 9 F Ø

Supplied on APPLE-1 casette tapes.

First, put the starting address of code you want disassembled in PCL (low order byte) and PCH. (high order byte). Then disassembled. Hitting & @ again will give the next 24, etc type 4FB R (B) (on APPLE-1 system). 28 instructions will be

Cassette tapes supplied for the ACI-1 (APPLE Cassette Interface) are intended to be loaded from 1500 to 19FF.

All code is on page S, tables on page 4. These tables may be retocated at will: MODE, MODEZ, CHARI, CHARZ, MNEML, and MNEMR. The code may also be relocated. Be Source and object code supplied occupies pages & and q.

correlatify you use pages & or the Page tis the subsections return stack and page & must contain ? variables (to acc always inmediately precede PCH for Copyed, & addressing. DSMBL). These may be relocated on page & hat PCL

LENGTH FUSCE IN INSTIBLE, DEMBI KMNIK FORMAT 1443

PCL) Cused by MCNDT, AMSTOSE, BAPIST by bring 8

And THINKS OF PARTY STANGO

1.16

5. Non-APPLE Systemis.

(low order byte in Y). For example, if PCL = + DZ, PCH = +38, and LENGTH = 1 (corresponding to a 2 byte instruction), PCADJ leave Y = \$1.94 and A = \$38. X is always loaded with PCH. (contents of page zero variable LENGTH) -

Same as PCABJ2 except that the increment (+1) is specified by the carry (set=+1, clear = + α). PCADJ except that A is wed in place of LENGTH. Same as (2) PCADJ3:

5. Modifications.

- 5 495 (a) To change # to = for immediate mode change location (on code enciosed) from a \$13 to a \$18D
- (b) To skip the 's' (meaning hex) preceding disaisembled values following changes.

946: \$1 (was \$1) 947: \$2 (was \$2) 94C: 1 1 (was 91) 94D: 12 (was 92) 94E: \$6 (was 56) 95E: \$5 (was 9D) 95E: \$9\$ (was 9D) 95E: \$9\$ (was A4) To have address field of accumulator-addressad instructions pind as M (i)

(1) Must skip & preceding disassembled values by making modification 3

e the following teredions.
949:56 (was AB)

addressing mades change hie following localions. (was 138) 0 C (3) To ado

Distributed under the Creative Commons License on page 5

Page 0050 of 0213

SS 46 STA COUNT STA			<u>.</u>			•			-								•						•	
13	for 20 instruction		Update PCL, H to mext instruction		loop. Else disassemble PCL PCH		Even fodd test.	÷	XXIII instruction	ייייי איניייייייייייייייייייייייייייייי	101001 instruction	3 bits for address mode	LSB into carry for left/right test below		lex into address mode	carry set use LSD for print format index. *		carry clear use	Mask for 4-bit index.	\$ por invalid opcodes.	_		into print format	for address Field formatti
13 DSMBL SWALL 46 44 45 45 46 70 80 822 13 826 836 84 4 4 86 1EVEN 14 88 68 68 14 88 88 88 88 88 88 88 88 88 88 88 88 88	## IB	INSTDSP PCADJ	PCL PCH	LNOON T	PRPC	(PCL,X)	!	IEVEN	ЕЯЯ	#\$22	ERR	7 0 0 4 H			MODE, X)))			₩ ₩	GETFMT	# 8 8 B	# 2 Ø	MODE2, X	FORMAT ***3
04 СП 4 4 СП 4 8 8 7 П 4 8 8 7 П 4 8 8 7 П 4 8 8 7 П 4 8 8 7 П 7 8 8 7 П 7 8 8 7 П 7 8 8 7 П 7 8 8 7 П 7 8 8 7 П 7 8 8 7 П 7 8 8 7 П 7 8 8 7 П 7 8 8 7 П 7 8 8 7 П 7 8 8 7 П 7 8 8 7 П 7 8 1	SMBL 800	SMBL2	ທຸທ	\Box α	STDSP J	LDA	LSR	008 -	BCS	CMD	U .	AND	EVEN	XAL.	人 ひ と	2001	LSA	SALSA	ĿIJ	0	ľ Ľ	ETEMT	LDA	STA
·	13	12 EF			60								44				47			00			74	- 1

,		
•	Op code. Mask if for IXXXIBIB Hest. Save it. Save it. A again. 1. IXXXIBIB - BBIBIXXX 2. XXXXXXBIB - BBIBIXXX 3. XXXXYYIB - BBIBIXXX 4. XXXXYYIB - BBIBIXXX Save mnemonic table index. Save mnemonic table index. Print instruction (1 to 3 bytes) in a 12-character field. Character count for mnemonic print.	Recover mnemonic index. Fetch 3 character (packed in 2 bytes) mnemonic.
	#\$8F #\$8A MNNDX3 MNNDX2 MNNDXI MNNDXI (PCL), Y PRBYTE #\$1 PRBYTE #\$1 PRBYTE #\$1 PRBYTE #\$1 PRBYTE #\$1 PRBYTE #\$1	MNEML, Y LMNEM MNEMR, Y RMNEM, Y
<i>:</i>	X2 LSR BCC PSILSR X2 LSR BCC PSILSR CPY	PLA TAY LDA STA LDA STA
	MNNDX MNNDX PROPP	. •
	<u>г</u> ∞	
	1	
	00 1 4 0 4 4 0 0 0 0 0 4 0 0 0 0 0 0 0 0	
		200 200 200 200 200 200 200 200 200 200

9,_			
	Shift 5 bits of character into A.	Add "?" offset. Output a character of mnemonic. Output 3 Llanks.	* " >
	#\$6 #\$5 RMNEM LMNEM	PRMN2 CHAROUT PRMN1	**************************************
	LDA PEG LDY ASL ROL ROL	NOCY DEY BNE ADC VSR DEX VSR	LDX LDX BDNE LDA 841CMP LDA BCS JSR DEY BCC 961CDA JSR UDA USR USR USR USR USR USR USR
	PRMN1 PRMN2		PRADR3
		L ⊗	
	Ø N 7 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	〒88 〒 日 日 日 日 日	10 M M H M M M M M M M M M M M M M M M M
	78 97 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	00000000000000000000000000000000000000	K M O K T K O B B U B C B C B C B C B C B C B C B C B
	3.4 Z G FF		8995 8995 8995 8995 8995 8995 8995 8995

Distributed under the Creative Commons License on page 5

Page 0053 of 0213

*																		•								
	PCL, PCH + Displacement + .1 to A, Y	+ + + × · · ·		4	and return.		-	Output carriage return.		Output PCH & PCL.		+	Blank count	Output a blank.		Loop until count = A.	Ø=1 byte, 1=2 byte, 2=3 byte.			Test displ. sign. (for rel. branch).	-	Extend negrby decrementing rch.	PCL + LENGTH (or displ.) +1 to A.	(PCH).		
į	PCADJ3	PRNTYX		H > 0 0	d 0 1	PRBYTE	#\$8D	CHAROUT	P C .	PRNTAX	#\$ A D	CHAROUT	# * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	CHAROUT		PRBL2	LENGTH		РСН		PCAD14		RTSI			
	RELADA 603 JSA TAX		; ' -	PRNTYX TYA	Υ Υ Υ Υ Υ	003	PRPC LDA	400 -	X D J	JSR	rdA	86.1 N 14		. E18	DEX	N N N N N N N N N N N N N N N N N N N	CADJ	PCADJ2 Fri SEC	CAD13	TAX	J48	DCANTH AND		> Z 占	RTSI RTS	
	2¢ F2 8 AA	— ⊘ & ∩	C8	98 77 77	ب 1		001	五 7 7 7			AP			20 EF FF		, D, Q 	- 4 SA #-		A4 45	AA	- 00	88 11	77 06	80	6,64	
	8C3 8C6	808 808	SCA	SCB	SCF	SDÖ	203	805 808	SDA	SDC	SDF	SEL	8E6 .	838	SEB	SEC	SEF	8F1	572	874	ام 1 ام 1 ام 1	ر در بر این پی دید	SFN	SFC	STD	


								•	XXXXXXX INSTE		····	Ø = left half-byte	I = right half-byte		•	1	YYXXX (Dal instr.	•				•									
* Ø 3	0 0	- (2 (4 +		±Ø3	₩ 33	6Ø\$	\$ B Ø) ØØ \$	*33	Ø Ø \$	*33 <u></u>	¥64	*33 <u></u>	600	#33	(bø *	*A9}							<u> </u>	`. `~	1					
445		2 L	, th	¢ 40°	\$ 45,	\$ 4 Ø,	\$40°	\$40,	* 4 4	*444	*444	* 444	* 444	* # # B.	* 444	\$40,	\$78,	æ	ΣΣΗ	РG	35	1 P.L	ن ر	-PG.X	- PG),	Р. У. У	15, X	35, ₹	85)	-PG, Y	, ,
\$02.	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	מינ איני	77	* Ø 8,	\$ Ø2,	\$ Ø8,	\$ ØØ,	\$ Ø Ø;	\$22,	*8C,	\$22,	\$8C,	\$22,	\$ Ø8,	\$22,	* Ø8,		비	Η	2-	AB	HMP	¥	(3)	(3	Z-P	AB	AB	(AB,	-23	С. П
\$40.	, (C)	, C C	3 0 + 1.	* DØ,	* 4 4 60 ,	\$DØ,	*40,	\$DØ,	* 00°	# DØ,		\$ DØ,	\$ IB.	*DØ,	* \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	\$00°	\$62,	\$	\$21	- S	\$ 82	8 BB	Ø Ø *	\$ 59	440	16\$	\$92	\$86	4#\$	\$85	490
DFB	ת מ) () () ()	J (DFB	DFB	DFB	DFB	· DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB	DFB
MODE																		MODE2													
N 8	5 ×3	. n	; ; ;	5- Si	(1) (1)	<i>©</i> °⁻	80	00	W.	Ø	33	76	$\widetilde{\omega}$	68	ω	60	6 V														
;															44																
23	SO	, r	1 S	ر ا ا	Ø	BB	Ø	OB	22	SC	22	SC	. 22	80	22	É	$\overline{\omega}$														
44	×3 (1	, 'X).). 1	<i>S</i> .	7	ØQ	49	DA	DO	00	11.	20	10	DO	01	DO	62	Ø	~	- co.	25	S.	Ø	23	4D	16	92	9.5	4	85	Òβ
00	120	3111	. ()) <u>)</u>	Ø! /	1.1.	./.8	7 C .	150	151	36E	170	130	13H	85%	256	\$ 101	nhb	5/16	346	646	846	149	44H	311E	140	140	346	34E	D56	156

	vvoz vvonderbook 1977 DigiBarr	Computer Museum Steve Wozniak, Apple Computer Inc.
	- T T T T T T T T T T T T T T T T T T T	
= 44	# # 100° # # # 100° # # 100° # # 100° # # 100° # 10	* * * * * * * * * * * * * * * * * * *
· ")"	=	
= 4	= 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	
3	х	44 49 49 49 49 49 49 49 49 49 49 49 49 4
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	+ + + + + + + + + + + + + + + + + + +
J	# # # # # # # # # # # # # # # # # # #	4 M T 4 0 5 0
= =	44 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	# # # # # # # # # # # # # # # # # # #
DFB	the british to be to	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
CHARI	(a) XXXXX Ø Ø Ø (b) XXXXYY I Ø Ø (c) I X X X Y Y I Ø Ø (d) X X X Y Y Y I Ø Ø (e) X X X Y Y Y Y Ø I Ø (e) X X X Y Y Y Y Ø I	(a) (3) (3) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4
4V 8V	(a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	
AC 13	D8 44	
AC AT A	D9 60	
452 A	458 D 45E 766 476 976 976 996	746 908 908 906 906

The Woz Wonderbook

DOCUMENT

Apple-II Cassette Article



This page is not part of the original Wonderbook

Distributed under the Creative Commons License on page 5

Page 0057 of 0213

The Woz Wo	nderbook 1977	DigiBarn Compute	r Museum Stev	e Wozniak, Apple Co	omputer Inc.
	This name	is not part of +	he original Won	derbook	
	iiiis page	is not part of t	ne original won	INCL DOOK	
Distributed under the	Creative Commons	License on page 5			Page 0058 of 0213

	The Woz Wonderbook	1977	DigiBarn Computer Museum Steve Wozniak, Apple	Computer Inc.
	(C A S	SETTE ARTICLE	
Dietribu	ted under the Creative Co	mmono	License on page 5	Page 0059 of 0213
	toa anaoi tilo oreative ou		Liouride on page o	I ago oooo oi oz io

(3, tic)

recoming the most popular mass storage peripheral in viscorbased helps systems. Many vendors supply their program libraries in cassette form at modest cost. Herein is presented a hardware/software package seveloped for MIPLE-1 systems but easily modified to work on other esos and 6800 systems. It is suple, versatile, fast, and inexpensive.

FILES


A file is generally a complete program with associated data. Although any number may be recommended recorded on a single tape, one is suggested to facilitate locating it. Obviously it should regin at the very beginning of the cassette!

		A + 1	LE		•	
(START)	, ,	RECORD)	Al 11 Record	

Each record within a file contains one contiguous block of data. Thus if a program begins at address Execution (hex) and its data is located to Leginning at address \$100 (hex) then a record file may be used. Either record may appear first on the tape.

RECORDS

Each record of a file is independent of all offices. Each may be read from a 'cold start' of the recorder, and the recorder may stoppy in-between any pair of records. A header precedes data on the record to insure the recorder reaches speed. A sync his recorder the data and indicates its start. A construct the recorded after all sata bytes for all sata bytes for



HCADER

The header consists of a .5 second to 20 second

square wive to allow the regarder to reach speed

and the read circuits' to lock on. The READ RECORD

algorithm is such that the header beginning may contain junk!

First Percord Header: Approx 10 seconds

to bypass tape leader.

other Record Headers: . 5 to 20 seconds,

depending on user needs such as whether the recorder will be stopped prior to the record.


Herier Bit (Long 1") (If not, .5 sec . K)



YNC.

of 'short &' is The sync bit.

Whe first exterecorded is trivally from the lonest address. The last one is from the highest address. Each byte is recorded most-significant-bit first, least-significant-bit last. The average transfer rate is 180 bytes per second.




DATA EITS.

CHECKSUM

The checkson byte immediately follows the last data byte and is recorded in the same g-1 format. It is the inverse of the ligical exclusive or of all data bytes of the record.

EXAMPLE DATA BYTE I = 100111011 IX - 0R = 1010011001

HARDWARE



- Notes: (1) An existing input port may be used in place of the 8797.
 - (2) Any decoded address strake (glitch Tree)
 may be used in place of the 2439
 - (2) If an involter is desired for address

 decoding, the unused half of The 7474

 may be used.

SCHIWARE

Listings are included for subroutines which read and write records and bits. Secause all timing is performed in software, interrupts should be disabled while using these routines.

writing a bit is accomplished as follows:

- (1) user initializes the Y-REG to a value indicating 'number of counts to tapeout toggle! This value will vary according to the path length since the prior tapeout toggle. Carry is cleared to write a "" and set to write a "1"
- (2) Subroutine WREIT is called. It will time out (based on Y-REG count) and toggle the tapeout line, then return with the CAPRT and A-REG wichanged, the X-REG decremented, and the Y-REG cleared. Zero and Neg flags will & reflect the result of decrementing the X-REG.

 This is useful as a bit count.

Resaining a bit is accomplished as follows:

- indicating i number of country since last tagein toggle where toggle means edge sensed. This value will vary according to the path taken since prior tapein toggle.
- (2) RDBIT subroutine is called. It will loop while waiting for a toggle of the tapin signal, while decrementing the Y-REG once every 12 usec. After sensing the toggle, a comparison on the Y-REG sets the carry:

means toggle came 'early'

I means toggle came 'late'.

RDZBIT IS an entry which ealls RDBIT

Twice. In this usage, the Y-REG is

decremented once every 12 assector

a full cycle (two toggles).

The final carry state indicates whether a & (short cycle) or I (long cycle) as read. The A-REG is used, white manified, X-KEG unchanged.

Note: Page & location for LASTIN' must be previoued

foother a byte:

- Chaking extra path lengths in mind).
- (2) Call ADBYTE. A byte is read and left in the A-REG. X is cleared.

Writing a Record:

- (1) user initializes the page & pointers

 (AIL, AIH) and (AZL, AZH) to the
 starting and ending addresses of a
 block of data to be written. These
 addresses must be in standard binary
 form.
- (2) Call WRITE
 - (a) 10 second header is written.
 - (1) sync Lit written.
 - (c) Data block written. (AIL, AIH)

 pointer is incremented until it

 is greater than (AZL, AZH).

 All registers are used.
 - (d) the chrown is written.
 - (e) Sound BELL

Reading a Record:

- (1) Initialize (AIL, AIH) and (AZL, AZH)
 to the starting and ending addresses
 for the block of data to be read.
- (Z) Call READ
 - (a) Looke for toggle on tape in line.
 - (b) waits 3 seconds for tape to reach speed.
 - (c) Look for tapein toggle.
 - (d) Scan header half-bit by half-bit waiting for sync bit.
 - (E) Read data block, advancing pointer

 (AIL, AIH) until greater Than

 (AZL, AZH)
 - (f) Read po checksum byte. If mismatch then frint "ERR"
 - (9) Sound BELL.

Note that all registers and page of locations LASTIN and CHKSUM are used

(SF-IF hex). If so, your hardware is working.

Writing at Tape

- (1) Inititialize a block of memory to be
- (2) Enter the cossette write routines

 by hand. You may wish to store there

 programs permanently on PROM or EROM.
- (3) Initialize location: 3C and 3P to the 16-bit starting address for the data block to be written. The low-order half of the address must be in AIL, the high-order half in AIH.
- (4) Initialize AZL and AZH (3E and 3F)
 to The 16-6.+ ending address for the
- (5) Store the following program in memory

 TWRITE JSR WRITE 20

 JMP MON 40 IF FF
- The run command, start the recorder.

 The run command, start the recorder.

 The run command, start the recorder.

 The run is in The RECORD mode with sack the run connected to the interface that he run is the run of the remaind prior to writing.

 The run of the consor will return. Allow 10 which done, the consor will return. Allow 10 which for the header and 5 to 10 seconds for

(EF-FF hex). If so, your hardware is working.

- (1) Inititialize a block of memory to be written.
- by hand. You may wish to store there programs permanently on PROM or EROM.
- (3) Initialize locations 3C and 3P to

 the 16-bit starting address for the data
 block to be written. The low-order
 half of the address must be in ALL, the
 high-oider half in AIH.
- (4) Initialize AZL and AZH (3E and 3F)
 to The 16-bit ending address for the
- (5) Store the following program in memory

 Therefore JSR WRITE 20

 JMP MON 40 IF FF
- The run command, start the recorder.

 The run command, start the recorder.

 The run command, start the recorder.

 The run the in the RECORD made with

 the start connected to the interface

 the run of the consor will return. Allow 10

 men for the consor will return. Allow 10

Reading a signer since read Tage

- (1) Enter The cassette routines into memory (if 'not already there).
- (2) Initialize Alls AlH, AZL and AZH as for with tapes.
- (3) Store the following program in memory.

 TREAD JSR READ 20

 JMP MON 40 IF FF
- (4) Run TREAD. Immediately after typing
 the run command, start the recorder
 in glay mode. The tape should be removed
 prior to reading. The volume setting should
 be nominal and the EAR jack connected
 to the interface.
- (5) when done each record, the curror will teturn. The word exp will offear if the checksum to doesn't match the data read. If you read fener Than the total number of data bytes on the record, This will occur. If you by to read more bytes than are on the record, the grogram may hang recetting a system RESET.

Variable Allocation

The following variables:

AIL AIH AZL AZH LASTIN CHKSUM

The only restriction is that AIL must immediately precede rize cothernoise you may assign there variables differently than the provided listing.

User supplied subroutines

The ERR printent and BELL prompts, the user must provide a character out subtoutines.

COUT. The arrendly listing provided user the APPLE-1 cutry point FFEF for this subroutine, you may substitute your own. The A. X- and Y-RE must not be disturbed by this subroutine. The byte to be gutput is passed in the A-REG.

writing and Reading Multi- Record Tapes


must supply a program which sets up the istart's and end jointers (AIL, AIH) and (AZL, AZH), calls the ADD or WRITE subroutine, then repeats the address gointern and enbruntine call for all furthur occords. Every the tage is not stopped, it is permissable to spend a small amount of the calculating between records, since the first gait of the header is ignored.

RELIABELITY

I have tested the interface at APPLE over millions of Lits without failure. In have used the cheapest topes I could find and the cheapest recorders. The test patterns were representative of random data.

What were some of the considerations?


First, lets look at z typical input loutput



It can be seen that zero crossings of the city of are suith Many Miller very approximate due to high-frequency cutoff. Slight differentiation of this signal, coupled with hysterisis (shouth-trigger action) were included in the interface zero-crossing detector. Due to the nature of the recording format (one full cycle per data bit) There can be no awayse DC affret of the signal being read. The effect of a DC affret is to vary the zero-crossing lietation' joint

· Material And Andrews Andrews

To construct certain types of distortion (including a DC effect) present in some recorders, a data bit is sampled over a full cycle, never over a half-cycle. (From A to B on distorted waveform above.) My favorite recorder cutputs a square wave as a rectangle wave (below) yet works reliably with this interface.



Reading a string of zeroes or a string of mes presents no major problem. A major problem dies crop up when the data contains mixes which show of incheap recorders but not good oner. This is to do with the supply read and write amplifiers within the recorder. Virtually all recorders have a satisfactory bandpass.

we a high tare in the range of 2 KHZ. The gain of the recorder is satisfactory in this range but not the relative phase shift between the two tones used. This machine the read (and write) amplifiers in the recorder delay the two fundamental tones by

EEQ

ECR

STR

 $\rm JSR$ LDY

800 JNP

立意で

) O

NOP (

UF EEQ

FHA

JER.

JER

LDA

JSR

LCA

358

LDA

JSR

FLA

JER

LDR

JER

LCA , in⊃

\$1000 (Always)

FE (Clecksum)

FILE FORM - Incr Al corpe

FROM - Incr Al corpe

FROM - Corpe less then AEAO

FROM - Lego until Al>A2

#F28- sound BELL

cota delay to enalize timing (tir wed) to stay (\$30, 10) \$1000 (876, notice)

FFED (cut) t 'ERR')

(130), 420 April Contents

FFIDA) from tape

и_{ј"}

FRED Car RTIN

FRED - Y's from monitor

Not used

OFAI

\$1032 (output (AD-")

SFLOR J

SFUED "

\$FDED "€

SH2#

#SFIE

}

\$3390

when some the CHKSUM verity.

7 830A-

0303-0305-0307-

¥ 03£3−

9355-9355-9355-

6000-6000-6000-6000-

FB BE

45 2E

85 2E

28 BR FC 68 34

98 FC 40 26 FF

ER ER

ĒĤ

48

01 30

FC EB

B1 30

89 BB 28 EE FD

RS RB

20 ED FD

80 ED FD #9 BD 40 ED FD

89 80

40 ED FD

 $b \mathbb{S}$ 20 DF. FD

28 20 FF

28 92 FD


20 DR FD

	The Woz Wonderboo	ok 1977	- DigiBarn Compute	r Museum	- Steve Wozniak,	Apple C	omputer Inc.	
	-	This page	is not part of t	he origina	l Wonderbook			
Distribut	ted under the Creative	Commons	s License on page 5				Page 0078 of 02	213

The Woz Wonderbook

DOCUMENT

Apple-II Floating Point Package



This page is not part of the original Wonderbook

The Woz Wo	onderbook 1977	DigiBarn Compute	r Museum Stev	e Wozniak, Apple Co	omputer Inc.
	This page	is not part of +	he original Wor	uderhook	
	inis page	is not part of t	ne original wor	idel DOOK	
Distributed under the	Creative Commons	License on page 5	<u> </u>		Page 0080 of 0213

FLOATING POINT PACKAGE

The mantissa-exponent, or 'floating point', numerical representation is widely used by computers to express values with a wide dynamic range. With floating point representation, the number 7.5 x 10²² requires no more memory to store than the number 75 does. We have allowed for binary floating point arithmetic on the APPLE-II computer by providing a useful subroutine package in ROM, which performs the common arithmetic functions. Maximum precision is retained by these routines and overflow conditions such as 'divide by zero' are trapped for the user. The 4-byte floating point number representation is compatible with future APPLE products such as floating point BASIC.

A small amount of memory in page zero is dedicated to the floating point workspace, including the two floating-point accumulators, FP1 and FP2. After placing operands in these accumulators, the user calls subroutines in the ROM which perform the desired arithmetic operations, leaving results in FP1. Should an overflow condition occur, a jump to location \$3F5 in RAM is executed, allowing a user routine to take appropriate action.

FLOATING POINT REPRESENTATION



1. Mantissa

The floating point mantissa is stored in two's complement representation with the sign at the most significant bit (MSB) position of the high-order mantissa byte. The mantissa provides 24 bits of precision, including sign, and can represent 24-bit integers precisely. Extneding precision is simply a matter of adding bytes at the low-order end of the mantissa.

Except for magnitudes less than 2⁻¹²⁸ (which lose precision) mantissas are normalized by the floating point routines to retain maximum precision. That is, the numbers are adjusted so that the upper two high-order mantissa bits are unequal.

High-order Mantissa Byte 01.XXXXXX Positive mantissa. 10.XXXXXX Negative mantissa. 00.XXXXXX Unnormalized mantissa, 11.XXXXXX exponent = -128.

2. Exponent.


The exponent is a binary scaling factor (power of two) which is applied to the mantissa. Ranging from -128 to +127, the exponent is stored in standard two's complement representation except for the sign bit which is complemented. This representation allows direct comparison of exponents since they are stored in increasing numberical sequence. The most negative exponent, corresponding to the smallest magnitude, -128, is stored as \$00 (\$ means hexidecimal) and the most positive, +127, is stored as \$FF (all ones).

The Woz Wonderbook -- 1977 -- DigiBarn Computer Museum -- Steve Wozniak, Apple Computer Inc.


Exponent Stored As

- +1 10000001 (\$81)
- +2 10000010 (\$82)
- +3 10000011 (\$83)
- -1 01111111 (\$7F)
- -2 01111110 (\$7E)
- -3 01111101 (\$7D)

The smallest magnitude which can be represented is $+2^{-150}$.



The largest positive magnitude which can be represented is $\pm 2^{128}$ -1.



FLOATING POINT REPRESENTATION EXAMPLES

Decimal Number	He x Exponent		Hex tiss	<u>a</u>	
					1
+ 3	81	60	00	00	$(1.1_2 \times 2^1)$
+ 4	82	40	00	00	$(1,0_2 \times 2^2)$
+ 5	82	50	00	00	$(1.01_0 \times 2^2)$
+ 7	82	70	00	00	$(1.11_0 \times 2^2)$
+12	83	60	00	00	$(1.10^2 \times 2^3)$
+15	83	78	00	00	$(1.111_2 \times 2^3)$
+17	84	44	00	00	$(1.0001_2 \times 2^4)$
+20	84	50	00	00	$(1.01_2 \times 2^4)$
+60	85	78	00	00	$(1.111_2 \times 2^5)$
- 3	81	AO	00	00	
- 4	81	80	00	00	
- 5	82	В0	00	00	
- 7	82	90	00	00	
-12	83	AO	00	00	
-15	83	88	00	00	
-17	84	BC	00	00	
-20	84	во	00	00	
-60	85	88	00	00	

FLOATING POINT SUBROUTINE DESCRIPTIONS

FCOMPL subroutine (address \$F4A4)

Purpose:, FCOMPL is used to negate floating point numbers.

Entry: A normalized or unnormalized value is in FP1 (floating point accumulator 1).

Uses: NORM, RTLOG.

Exit: The value in FP1 is negated and then normalized to retain precision. The 3-byte FP1 extension, E, may also be altered but FP2 and SIGN are not disturbed. The 6502 A-REG is altered and the X-REG is cleared. The Y-REG is not disturbed.

Caution: Attempting to negate -2^{128} will result in an overflow since $+2^{128}$ is not representable, and a jump to location \$3F5 will be executed, with the following contents in FP1.

Example: Prior to calling FCOMPL, FP1 contains +15.

After calling FCOMPL as a subroutine, FP1 contains -15.

FADD subroutine (address \$F46E)

Purpose: To add two numbers in floating point form.

Entry: The two addends are in FP1 and FP2 respectively. For maximum precision, both should be normalized.

Uses: SWPALGN, ADD, NORM, RTLOG.

Exit: The normalized sum is left in FP1. FP2 contains the addend of greatest magnitude. E is altered but SIGN is not.

The A-REG is altered and the X-REG is cleared. The Y-REG is not disturbed. The sum mantissa is truncated to 24 bits

Caution: Overflow may result if the sum is less than -2^{128} or greater than $+2^{128}-1$. If so, a jump to location \$3F5 is executed leaving 0 in X1, and twice the proper sum in the mantissa M1. The sign bit is left in the carry, 0 for positive, 1 for negative.

(For carry=0, true sum = $+X.YYY... \times 2^{128}$.)

Example: Prior to calling FADD, FP1 contains +12 and FP2 contains -5.

After calling FADD, FP1 contains +7 (FP2 contains +12).

FP1:
$$\begin{bmatrix} $82 \\ $1 \end{bmatrix}$$
 $\begin{bmatrix} $70 \\ $1 \end{bmatrix}$ $\begin{bmatrix} $0 \\ $1 \end{bmatrix}$ (+ 7)

FSUB subroutine (address \$F468)

Purpose: To subtract two floating point numbers.

Entry: The minuend is in FP1 and the subtrahend is in FP2. Both should be normalized to retain maximum precision prior to calling FSUB.

Uses: FCOMPL, ALGNSWP, FADD, ADD, NORM, RTLOG.

Exit: The normalized difference is in FP1 with the mantissa truncated to 24 bits. FP2 holds either the minuend or the negate subtrahend, whichever is of greater magnitude. E is altered but SIGN and SCR are not. The A-REG is altered and the X-REG is cleared. The Y-REG is not disturbed.

Cautions: An exit to location \$3F5 is taken if the result is less than -2^{128} or greater than $+2^{128}-1$, or if the subtrahend is -2^{128} .

Example: Prior to calling FSUB, FP1 contains +7 (minuend) and FP2 contains -5 (subtrahend).

FP1:
$$\begin{bmatrix} $82 \end{bmatrix} \begin{bmatrix} $70 \end{bmatrix} \begin{bmatrix} 0 & 0 \\ X1 & M1 \end{bmatrix}$$
 (+7)

After calling FSUB, FP1 contains +12 and FP2 contains +7.

FMUL subroutine (address \$F48C)

Purpose: To multiply floating point numbers.

Entry: The multiplicand and multiplier must reside in FP1 and FP2 respectively. Bothe should be normalized prior to calling FMUL to retain maximum precision.

Uses: MD1, MD2, RTLOG1, ADD, MDEND.

Exit: The signed normalized floating point product is left in FP1. M1 is truncated to contain the 24 most significant mantissa bits (including sign). The absolute value of the multiplier mantissa (M2) is left in FP2. E, SIGN and SCR are altered. The A- and X-REGs are altered and the Y-REG contains \$FF upon exit.

Cautions: An exit to location \$3F5 is taken if the product is less than -2^{128} or greater than $+2^{128}-1$.

Notes: FMUL will run faster if the absolute value of the multiplier mantissa contains fewer '1's than the absolute value of the multiplicand mantissa.

Example: Prior to calling FMUL, FP1 contains +12 and FP2 contains -5.

After calling FMUL, FP1 contains -60 and FP2 contains +5.

FP1:
$$$85$$
 $$88$ 0 0 (-60)

FDIV subroutine (address \$F4B2)

Purpose: To perform division of floating point numbers.

Entry: The normalized dividend is in FP2 and the normalized divisor is in FP1.

Exit: The signed normalized floating point quotient is left in FP1. The mantissa (M1) is truncated to 24 bits. The 3-bit M1 extension (E) contains the absolute value of the divisor mantissa. MD2, SIGN, and SCR are altered. The A- and X-REGs are altered and the Y-REG is cleared.

Uses: MD1, MD2, MDEND.

Cautions: An exit to location \$3F5 is taken if the quotient is less than -2^{128} or greater than $+2^{128}-1$.

Notes: MD2 contains the remainder mantissa (equivalent to the MOD function). The remainder exponent is the same as the quotient exponent, or 1 less if the dividend mantissa magnitude is less than the divisor mantissa magnitude.

Example: Prior to calling FDIV, FP1 contains -60 (dividend) and FP2 contains +12 (divisor).

After calling FMUL, FP1 contains -5 and M2 contains ε .

FLOAT subroutine (address \$F451)

Purpose: To convert integers to floating point representation.

Entry: A signed (two's complement) 2-byte integer is stored in M1 (high-order byte) and M1+1 (low-order byte). M1+2 must be cleared by the user prior to entry.

Uses: NORM1.

Exit: The normalized floating point equivalent is left in FP1.

E, FP2, SIGN, and SCR are not disturbed. The A-REG contains a copy of the high-order mantissa byte upon exit but the X- and Y-REGs are not disturbed. The carry is cleared.

Notes: To float a 1-byte integer, place it in M1+1 and clear M1 as well as M1+2 prior to calling FLOAT.

FLOAT takes approximately 3 msec. longer to convert zero to floating point form than other arguments. The user may check for zero prior to calling FLOAT and increase throughput.

- * LOW-ORDER INTEGER BYTE IN A-REG
- * HIGH-ORDER BYTE IN Y-REG

ķ

85 FA		XFLOAT	STA	M1+1	
84 F9			STY	M1	INIT MANT1.
AO 00			LDY	# \$ 0	
84 FB			STY	M1+2	
05 D9			ORA	M1	CHK BOTH BYTES
DO 03			BNE	TOFLOAT	FOR ZERO.
85 F8			STA	X1	IF SO, CLR X1
60			RTS		AND RETURN.
4C 51	F4	TOFLOAT	JMP	FLOAT	ELSE FLOAT INTEGER.

(FLOAT continued)

Example: Float +274 (\$0112 hex)

Calling sequence

AO	01		LDY	#\$01	HIGH-ORDER	INTEGER	BYTE
A 9	12		LDA	#\$12	LOW-ORDER I	NTEGER	BYTE
84	F9		STY	M1			
85	FA		STA	M1+1			
A9	00		LDA	#\$00			
85	F8		STA	M1+2			
20	51	F4	JSR	FLOAT			

Upon returning from FLOAT, FP1 contains the floating point representation of +274.

FIX subroutine (address \$F640)

Purpose: To extract the integer portion of a floating point number with truncation (ENTIER function).

Entry: A floating point value is in FP1. It need not be normalized.

Uses: RTAR.

Exit: The two-byte signed two's complement representation of the integer portion is left in M1 (high-order byte) and M1+1 (low-order byte). The floating point values +24.63 and -61.2 are converted to the integers +24 and -61 respectively. FP1 and E are altered but FP2, E, SIGN and SCR are not.

The A- and X-REGs are altered but the Y-REG is not.

Example: The floating point value +274 is in FP1 prior to calling FIX.

After calling FIX, M1 (high-order byte) and M1+1 (low-order byte) contain the integer representation of +274 (\$0112).

Note: FP1 contains an unnormalized representation of +274 upon exit.

AUXILLIARY SUBROUTINES.

NORM 'subroutine (address \$F463)

Purpose: To normalize the value in FP1, thus insuring maximum precision.

Entry: A normalized or unnormalized value is in FP1.

Exit: The value in FP1 is normalized. A zero mantissa will exit with X1=0 (2^{-128} exponent). If the exponent on exit is -128 (X1=0) then the mantissa (M1) is not necessarily normalized (with the two high-order mantissa bits unequal). E, FP2, SIGN, and SCR are not disturbed. The A-REG is disturbed but the X- and Y-REGs are not. The carry is set.

Example: FP1 contains +12 in unnormalized form (as $.0011_2^{-1} \times 2^6$).

Upon exit from NORM, FP1 contains +12 in normalized form (as $1.1_2 \times 2^3$).

FP1
$$\begin{bmatrix} $83 \\ $1 \end{bmatrix} \begin{bmatrix} $60 \\ $1 \end{bmatrix} \begin{bmatrix} $0 \end{bmatrix} \begin{bmatrix} $0 \end{bmatrix}$$
 (+12)

NORM1 subroutine (address \$F455)

Purpose: To normalize a floating point value in FP1 when it is known the exponent is not -128 (X1=0) upon entry.

Entry: An unnormalized number is in FP1. The exponent byte should not be 0 for normal use.

Exit: The normalized value is in FP1. E, FP2, SIGN, and SCR are not disturbed. The A-REG is altered but the X- and Y-REGs are not.

ADD subroutine (address \$F425)

Purpose: To add the two mantissas (M1 and M2) as 3-byte integers),

Entry: Two mantissas are in M1 (through M1+2) and M2 (through M2+2). They should be aligned, that is with identical exponents, for use in the FADD and FSUB subroutines.

Exit: The 24-bit integer sum is in M1 (high-order byte in M1, low-order byte in M1+2). FP2, X1, E, SIGN, and SCR are not disturbed. The A-REG contains the high-order byte of the sum, the X-REG contains \$FF, and the Y-REG is not altered. The carry is the '25th' sum bit.

Example: FP1 contains +5 and FP2 contains +7 prior to calling ADD.

Upon exit, M1 contains the overflow value for +12.

Note that the sign bit is incorrect. This is taken care of with a call to the right shift routine.

ABSWAP subroutine (address \$F437)

Purpose: To take the absolute value of FP1 and then swap FP1 with FP2. Note that two sequential calls to ABSWAP will take the absolute values of both FP1 and FP2 in preparation for a multiply or divide.

Entry: FP1 and FP2 contain floating point values.

Exit: The absolute value of the original FP1 contents are in FP2 and the original FP2 contents are in FP1. The least significant bit of SIGN is complemented if a negation takes place (if the original FP1 contents are negative), by means of an increment. SCR and E are used. The A-REG contains a copy of X2, the X-REG is cleared, and the Y-REG is not altered.

RTAR subroutine (address \$F47D)

Purpose: To shift M1 right one bit position while incrementing

X1 to compensate for scale. This is roughly the opposite

of the NORM subroutine.

Entry: A normalized or unnormalized floating point value is in FP1.

Exit: The 6-byte field MANT1 and E is shifted right one bit arithmetically and X1 is incremented by 1 to retain proper scale. The sign bit of MANT1 (MSB of M1) is unchanged.

172, SIGN, and SCR are not disturbed. The A-REG contains the least significant byte of E (E+2), the X-REG is cleared. and the Y-REG is not disturbed.

RTAR subroutine (continued)

Caution: If X1 increments to O (overflows) then an exit to location \$3F5 is taken, the A-REG contains the high-order MANT1 byte, M1, and X1 is cleared. FP2, SIGN, SCR, and the X- and Y-REG's are not disturbed.

Uses: RTLOG

Example: Prior to calling RTAR, FP1 qontains the normalized value -7.

After calling RTAR, FP1 contains the unnormalized value -7 (note that precision is lost off the low-order end of M1).

Note: M1 sign bit is unchanged.

RTLOG subroutine (address \$F480)

Purpose: To shift the 6-byte field MANT1 and E one bit to the right '(toward the least significant bit). The 6502 carry bit is shigted into the high-order M1 bit.

This is useful in correcting binary sum overflows.

Entry: A normalized or unnormalized floating point value is in FP1. The carry must be cleared or set by the user since it is shifted into the sign bit of M1.

Exit: Same as RTAR except that the sign bit of M1 is not preserved (it is set to the vlaue of the carry bit on entry).

Caution: Same as RTAR.

Example: Prior to calling RTLOG, FP1 conatins the normalized value -12 and the carry is clear.

FP1:
$$\begin{bmatrix} $83 \\ X1 \end{bmatrix} \begin{bmatrix} $A0 \\ M1 \end{bmatrix} \begin{bmatrix} 0 \\ 0 \end{bmatrix} \begin{bmatrix} 0 \\ -12 \end{bmatrix}$$

After calling RTLOG, M1 is shifted one bit to the right and the sign bit is clear. X1 is incremented by 1.

Note: The bit shifted off the end of MANT1 is rotated into the high order bit of the 3-byte extension E. The 3-byte E field is also shifted one bit to the right.

RTLOG1 subroutine (address \$F484)

Prupose: To shift MANT1 and E right one bit without adjusting
X1. This is used by teh multiply loop. The carry
is shifted into the sign bit of MANT1.

Entry: M1 and E contain a 6-byte unsigned field. E is the 3-byte low-order extension of MANT1.

Exit: Same as RTLOG except that X1 is not altered and an overflow exit cannot occur.

MD2 subroutine (address \$F4E2)

Purpose: To clear the 3-byte MANT1 field for FMUL and FDIV, check for initial result exponent overflow (and underflow), and initialize the X-REG to \$17 for loop counting.

Entry: The X-REG is cleared by teh user since it is placed in the 3 bytes of MANT1. The A-REG contains the result of an exponent addition (FMUL) or subtraction (FDIV).

The carry and sign status bits should be set according to this addition or subtraction for overflow and underflow determination.

Exit: The 3 bytes of M1 are cleared (or all set to the contents of the X-REG on entry) and the Y-REG is loaded with \$17.

The sign bit of the A-REG is complemented and a copy of the A-aEG is stored in X1. FP2, SIGN, SCR, and the X-REG are not disturbed.

Uses: NORM.

Caution: Exponent overflow results in an exit to location \$3F5.

Exponent underflow results in an early return from the

The Woz Wonderbook 1977 DigiBarn Computer Museum Steve Wozniak, Apple C	Computer Inc.
MD2 subroutine (continued)	
calling subroutine (FDIV or FMUL) with a floating	ng point
zero in FP1. Because MD2 pops a return address	off'
the stack, it may only be called by another sub	routine.
Distributed under the Creative Commons License on page 5	Page 0099 of 0213

			FLCA	ATING POI	INI ROUTIN	NES PAGE: 2
49 F.	M., 10/3/				-44	PADE: 4
61	26 F9	55	NAME AND ADDRESS OF THE PARTY O	ROL	M1	EXP1 ZERO?
./3	_	56 57	NORM	LDA BNC	X1 NORM1	NO, CONTINUE NORMALIZING.
* ,	DO EF	57 50	RTS1	RTS	MINISTRA	RTS RETURN.
lò	60 20 A4 F4	58 50	FSUB	JSR	FOOMPL	CMPL MANII, CLEARS CARRY UNLESS
+68: 170:	20 A4 F4		SWHALON		ALGNEWI	
16B: 16E:	A5 F4	61	FADD	LDA	X2	
170:	C5 F8	62		CMP	X1	COMPARE EXP1 WITH EXP2.
172:	DO F7	63		BNE	SWHALGN	IF #, SWAP ADDENDS OR ALIGN MAT
174:	20 25 F4	64		JER	ADD	ADD ALIGNED MANIISSAS.
377:	50 EA	65	ADDEND	EVC	NORM	NO OVERFLOW, NORMALIZE RESULT OV: SHIFT M1 RIGHT, CARRY INTO
¥79:	70 05	66		BVS	RTLOG	
¥7B:	90 C4	67	ALGNEUP	BOO	SWAP IFT RIGHT	
		63 70	*	LDA	M1	SIGN OF MANEL INTO CARRY FOR
170:	A5 F9	69 70	RTAR	ASL	^	RIGHT ARITH SHIFT.
17F	0A	70 71	RTLOG	INC	X1	INCR X1 TO ADJUST FOR RIGHT SHI
\$80:	E6 F8 F0 75	72	RICOG	BEQ	ÖVFL	EXP1 DUT OF RANGE.
182: 184:	A2 FA	73	RTL0G1	LDX	#SFA	INDEX FOR 6 BYTE RIGHT SHIFT.
48 6 :	76 FF	74	ROR1	ROR	E+3, X	
408:	ES	75		XMI		NEXT BYTE OF SHIFT.
489:	DO FB	76		ENL	ROR1	LOOP UNTIL DONE.
48B:	60	77		RTS		RETURN.
48C:	20 32 F4		FMUL	JSR	MD1	ABS VAL OF MANT1, MANT2. ADD EXP1 TO EXP2 FOR PRODUCT EX
18F:	65 F8	79		ADC	X 1	CHECK PROD. EXP AND PREP. FOR M
491:	20 E2 F4			JSR	MD2	CLEAR CARRY FOR FIRST BIT.
494:	18	81	Marie 1	CLC USR	RTLOG1	M1 AND E RIGHT (PROD AND MPLIER
	20 84 F4	ප2 83	MUL 1	BCC	MUL2	TE CARRY CLEAR, SKIP PARTIAL PE
	90 03 20 25 F4			JSR	ADD	ADD MULTIPLICAND TO PRODUCT.
49A: 49B:	- 20 25 F4 - 88	85	MUL2	DEY		NEXT MUL ITERATION.
49E:	10 5	86		BPL	MUL1	LOOP UNTIL DONE.
460	46 F3	87	MDENU	LSR	SIGN	TEST SIGN LSB. IF EVEN,NORMALIZE PROD, ELSE CC
4A2:	90 BF	88	NORMX	BCC	NORM _	SEL CARRY FOR SUBTRACT.
444:	38	89	FOOMPL	SEC		INDEX FOR 3-BYTE SUBTRACT.
4A5:	A2 03	90		LDX	#\$3	CLEAR A.
4A7:	A9 00	91	COMPL1	LDA	#\$0 X1,X	SUBTRACT BYTE OF EXP1.
4A9:	F5 F8	92		SBC STA	X1, X	RESTORE IT.
4AB:	95 F8	93		DEX	X 1 / X	NEXT MORE SIGNIFICANT BYTE.
4AD:	CA DO F7	9 4 9 5		BNE	COMPL1	LOOP UNTIL DONE.
4AE: 4BO:	FO 05	96		BEQ	ADDEND	NORMALIZE (OR SHIFT RT IF OVEL)
4B0:	20 32 F4		FDIV	JSR	MD1	TAKE ABS VAL OF MANTI, MANTZ.
4B5:	E5 F8	98		SBC	X 1	SUBTRACT EXP1 FROM EXP2.
4E7:	20 E2 F4			JOR	MD2 ·	SAVE AS QUOTIENT EXP.
4EA:	38	100	DIV1	SEC		SET CARRY FOR SUBTRACT. INDEX FOR 3-BYTE SUBTRACTION.
488:	A2 02	101		LDX	#\$2	INDEX FOR 3-BALE SORTHWOLLOW
4BU:	B5 F5	102	DIV2	LDA	M2, X	SUBTRACT A BYTE OF E FROM MANT.
4BF	F5 FC	103		SBC	E, X	SAVE ON STACK
4C1:	43	104		PHA DEX		NEXT MORE SIGNIFICANT BYLE.
402	CA	105		BPL	DIV2	LOOP UNITE DONE.
[4U3]	10 F8	106 107		LDX		INDEX FOR 3-BYTE CONDITIONAL MI
う . 7	A2 FD 68	108	DIV3	FLA		PULL BYTE OF DIFFERENCE OFF S.
₩		1 3,3				

			ى ئانى	BATIMS FO	INT ADUTINES	
	P.M., 10/3		,			PAGE: 3
F4031	90 02	109		BCC	DIV4	IF M2KE THEN DON'T RESTORE M2
₹40A:	95 F8	110		STA	M2+3, X	
F4CC:	EB	111	DIV4	INX		NEXT LESS SIGNIFICANT BYTE.
. :	DO 18	112		BNE	DIV3	LOOP UNITL DONE.
1-4-JF:	26 FB	113		ROL	M1+2	
F4D1:	26 FA	114		ROL	M1+1	ROLL QUOTIENT LEFT, CARRY INIG
F4D3:	26 T9	115		'ROL	M1	
F405:	06 F7	116		ASL	M2+2	
F'4D7:	26 F6	117	•	ROL	M2+1	SHIFT DIVIDEND LEFT.
F 4D9	26 F5	118		ROL	M2 '	
F4DB:	BO 10	119		BOS	OVFL	OVEL IS DUE TO UNNORMED DIVISO
74DD:	88	120		DEY		NEXT DIVIDE ITERATION,
F4DE:	DO DA	121		BNL	DIV1	LOOP UNITE DONE 23 ITERATIONS
F4E0:	FO BE	122		BEQ	MUEND	NORM. QUOTIENT AND CORRECT SIG
F4C2:	86 FB	123	MD2	ŞΤX	M1+2	•
F4E 4 :	86 FA	124		STX	M1+1	CLEAR MANT1 (3 BYTES) FOR MUL/
F4E6:	86 F9	125		STX	M1	
F4E8:	BO OB	126		BCS	OVCHK	IF CALC, SET CARRY, CHECK FOR .
F4EA:	30 04	127		BMI	MÚB	IF NEG THEN NO UNDERFLOW.
=4[-1]:	6 :3	128		PLA		POP ONE RETURN LEVEL.
F4CD:	4 3	129		PLA		
4EE:	90 B2	130		BCC	NORMX	CLEAR X1 AND RETURN.
4F0	49 80	131	MU3	EOR	#\$30	COMPLEMENT SIGN BIT OF EXPONEN
4F2:	85 F8	132		STA	X 1	STORE IT.
=41=4:	AO 17	133		LDY	#\$17	COUNT 24 MUL/23 DIV ITERATIONS
F4F6:	60	134		RTS		RETURN.
=41"7:	10 F7	135	OVCHK	BPL	MD3	IF POSITIVE EXP THEN NO DVFL.
F4F9:	40 F5 03	136	OVEL	HML.	OVLOC ·	
		137		ORG	\$F63D	
.) :	20 7D F4	138	FIX1	JSR	RTAR	
- 440:	A5 F8	139	FIX	LDA	X1	
F642:	10 13	140		EPL	UNDFL	
-644:	09 BE	141		CMP	#58 E	
F646:	DO ⊦5	142		BNE	FIX1	
643:	24 F9	143		BIT	M1	
-54A:	10 OA	144		BPL	FIXRTS	
76 4 0:	A5 FB	145		LDA	M1+2	
-64C:	FO 06	146		BEQ	FIXRTS	
16 5 0:	E6 FA	147		INC	M1+1	
7652:	DO 02	148		BNE	FIXRTS	
654:	E6 F9	149		INC	M1	
656:	60	150	FIXETS	RTS		RTS
657:	A9 00	151	UNDEL	LDA	#\$0	
6 5 9:	85 F9	152		STA	M1	
165B:	85 FA	153		STA	M1+1	
65D:	60	154		RIS		
****	**SUCCESSE	TUL A	SSEMBLY:	NO ERRO	RS	

```
ABCKAP
ABCWAP1
          1 440
                   0034
ADD
          17425
                   0064 0084
ADD1
          17428
                   0029
ADDLND
          ド4フフ
                   0096
ALGNEWP
          1747B
                   0060
COMPL1
          F-4A7
                   0095
          H4BA
DIV1
                   0121
          F480
DIV2
                   0106
DIV3
          17407
                   0112
DIV4
          F400
                   0109
          00FC(Z) 0039 0074 0103
FADD
          1 46E
MODMPL
          F4A4
                   0035 0059
          F4B2
FDIV
FIX
          F640
      $
FIX1
          1.63D
                   0142
FIXETS
          F656
                   0144 0146 0148
FLUAT
          F451
FMUL
          F430
FEUB
          F468
          00F9(Z) 0025 0027 0033 0049 0053 0054 0055 0069 0113 0114 0115
M1
                   0123 0124 0125 0143 0145 0147 0149 0152 0153
          OOF5(Z) 0026 0102 0110 0116 0117 0118
M2
MD1
          F432
                   0078 0097
          F4E2
                   0080 0099
MD2
          1"4F0
                   0127 0135
MD3
          F4A0
MUEND
                   0122
          F495
MUL1
                   0006
MU: 2
          F49B
                   0083
          F463
NORM
                   0065 0088
          F455
NORM1
                   0057
XMOON
          F4A2
                   0130
OVCHK
          1-4F7
                   0126
          F4F9
DVFL
                   0072 0119
DVLUC
          03F5
                   0136
ROR1
          F486
                   0076
RTAR
          F470
                   0138
          F480
RTLOG
                   0066
R1L0G1
          17484
                   0082
KHS1
          F467
                   0051
          00F3(Z) 0031 0036 0087
SIGN
SWAP
          1441
                   0067
SWAP1
          F443
                   0045
SWPALGN
          F46B
                   0063
UNDFL
          ドムラフ
                   0140
X 1
          00F3(Z) 0040 0042 0048 0052 0056 0062 0071 0079 0092 0093 0093
                   0132 0139
X2
          00F4
                   0041 0043 0061
```


Th	ne Woz Wonderboo	ok 1977 D	igiBarn Compute	r Museum	Steve Wozniak,	Apple Co	omputer Inc.	
		This page is	s not part of t	he original	Wonderbook			
Distributed	under the Creative	e Commons L	icense on page 5	5		1	Page 0104 of	0213

The Woz Wonderbook

DOCUMENT

Apple-II

Sweet-16 -- The 6502 Dream Machine



This page is not part of the original Wonderbook

Distributed under the Creative Commons License on page 5

Page 0105 of 0213

Th	e Woz Wonderboo	k 1977	- DigiBarn Compute	r Museum	- Steve Wozniak,	Apple C	omputer Inc.	
	-	This page	is not part of t	he origina	l Wonderbook			
		, 0-	•	0				
Distributed	under the Creative	Commons	s License on page 5				Page 0106 of	0213

SWEET16 - THE 6502 DREAM MACHINE

While writing APPLE BASIC for a 6502 microprocessor I repeatedly encountered a variant of MURPHY'S LAW. Briefly stated, any routine operating on 16-bit data will require at least twice the code that it should. Programs making extensive use of 16-bit pointers (such as compilers, editors, and assemblers) are included in this category. In my case, even the addition of a few double-byte instructions to the 6502 would have only slightly alleviated the problem. What I really needed was a 6502/RCA 1800 hybrid - a powerful 8-bit data handler complemented by an easy to use processor with an abundance of 16-bit registers and excellent pointer capability. My solution was to implement a non-existent (meta) 16-bit processor in software, interpreter style, which I call SWEET16.

SWEET16 is based around sixteen 16-bit registers (RO-R15), actually 32 memory locations. RO doubles as the SWEET16 accumulator (ACC), R15 as the program counter (PC), and R14 as the status register. R13 holds compare instruction results and R12 is the subroutine return stack pointer if SWEET16 subroutines are used. All other SWEET16 registers are at the user's unrestricted disposal.

SWEET16 instructions fall into register and non-register categories. The register ops specify one of the sixteen registers to be used as either a data element or a pointer to

data in memory depending on the specific instruction. For example, INR R5 uses R5 as data and ST @R7 uses R7 as a pointer to data in memory. Except for the SET instruction, register ops take 1 byte of code each. The non-register ops are primarily 6502 style branches with the second byte specifying a +127 byte displacement relative to the address of the following instruction. Providing that the prior register op result meets a specified branch condition, the displacement is added to SWEET16's PC, effecting a branch.

SWEET16 is intended as a 6502 enhancement package, not a stand-alone processor. A 6502 program switches to SWEET16 mode with a subroutine call and subsequent code is interpreted as SWEET16 instructions. The non-register op RTN returns the user program to 6502 mode after restoring the internal register contents (A, X, Y, P, and S). The following example illustrates how to use SWEET16.

300	B9 00 02		LDA	IN,Y	Get a char.
303	C9 CD		CMP	''M''	"M" for move?
305	DO 09		BNE	NOMOVE	No, skip move.
307	20 89 F6		JSR	SW16	Yes, call SWEET16.
30A	41	MLOOP	LD	@R1	R1 holds source address.
30B	52		ST	@R2	R2 holds dest. address.
30C	FЗ		DCR	R3	Decrement length.
30D	07 FB		BNZ	MLOOP	Loop until done.
30F	00		RTN		Return to 6502 mode.
310	C9 C5	NOMOVE	CMP	"E"	"E" char?
312	DO 13		BEQ	EXIT	Yes, exit.
314	C8		INY		No, continu e

NOTE: Registers A, X, Y, P, and S are not disturbed by SWEET16.

INSTRUCTION DESCRIPTIONS

The SWEET16 opcode list is short and uncomplicated. Excepting relative branch displacements, hand assembly is trivial. All register opcodes are formed by combining two hex digits, one for the opcode and one to specify a register. For example, opcodes 15 and 45 both specify register R5 while codes 23, 27 and 29 are all ST ops. Most register ops are assigned in complementary pairs to facilitate remembering them. Thus LD and ST are opcodes 2n and 3n respectively, while LD @ and ST @ are codes 4n and 5n.

Opcodes 0 to C (hex) are assigned to the thirteen non-register ops. Except for RTN (opcode 0), BK (OA), and RS (B), the non-register ops are 6502 style relative branches. The second byte of a branch instruction contains a ±127 byte displacement value (in two's complement form) relative to the address of the instruction immediately following the branch. If a specified branch condition is met by the prior register op result, the displacement is added to the PC effecting a branch. Except for BR (Branch always) and BS (Branch to Subroutine), the branch opcodes are assigned in complementary pairs, rendering them easily remembered for hand coding. For example, Branch if Plus and Branch if Minus are opcodes 4 and 5 while Branch if Zero and Branch if NonZero are opcodes 6 and 7.

SWEET16 OPCODE SUMMARY

Non-register Ops	RTN (Return to 6502 mode)	BR ea (Branch always)	BNC ea (Branch if No Carry)	BC ea (Branch if Carry)	BP ea (Branch if Plus)	BM ea (Branch if Minus)	BZ ea (Branch if Zero)	BNZ ea (Branch if NonZero)	BM1 ea (Branch if Minus 1)	BNM1 ea (Branch if Not Minus 1)	BK (Break)	RS (Return from Subroutine)	BS ea (Branch to Subroutine)	(Unassigned)	(Unassigned)	(Unassigned)
	00	01	03	03	04	90	90	20	80	60	0 A	0B	00	ОО	0E	OF
Ops		Constant (Set)	(Load)	(Store)	(Load indirect)	(Store indirect)	(Load double indirect)	(Store double indirect)	(Pop indirect)	(Store pop indirect)	(Add)	(Sub)	(Pop double indirect)	(Compare)	(Increment)	(Decrement)
ter 0		Rn,	Rn	Rn	@Rn	@Rn	@Rn	@Rn	@Rn	@Rn	Rn	Rn	@Rn	Rn	Rn	Rn
Register		SET	LD	\mathbf{ST}	LD	ST	LDD	STD	POP	STP	ADD	SUB	POPD	CPR	INR	DCR
		1n	2n	3n	4 n	2n	en	7n	8n	9n	An	Bn	Cn	Dn	En	Fn

REGISTER OPS

SET Rn, Constant

ln low high (Set)

The 2-byte constant is loaded into Rn (n = 0 to F, hex) and branch conditions set accordingly. The carry is cleared.

Example

15 34 AO

SET R5, A034 R5 now contains A034

LD Rn

The ACC (RO) is loaded from Rn and branch conditions set according to the data transferred. The carry is

cleared and the contents of Rn are not disturbed.

Example

15 34 A0

SET R5, A034

24

LD R5

ACC now contains A034

ST Rn

3n

(Store)

(Load)

The ACC is stored into Rn and branch conditions set according to the data transferred. The carry is cleared and the ACC contents are not disturbed.

Example

25

LD R5

Copy the contents

36

ST R6

of R5 to R6.

LD @Rn

4 n

(Load indirect)

The low-order ACC byte is loaded from the momory location whose address resides in Rn and the high-order ACC byte is cleared. Branch conditions reflect the final ACC contents which will always be positive and never minus 1. The carry is cleared. After the transfer, Rn is incremented by 1.

Example

15 34 AO SET R5,AO34 45 LD @R5

ACC is loaded from memory location A034 and R5 is incremented to A035.

ST @Rn

5n

(Store indirect)

The low-order ACC byte is stored into the memory location whose address resides in Rn. Branch conditions reflect the 2-byte ACC contents. The carry is cleared. After the transfer, Rn is incremented by 1.

	0.T.M	n s	1034	Load pointers R5 and R6
15 34 AO	SET	кo,	AUJ4	Houra Po 1 0000
16 22 90	SET	R6,	9022	with A034 and 9022.
10 22 50		OD 5		Move a byte from location
45	LD	@R5		A034 to location 9022.
56	ST	@R6		Both pointers are
				incremented.

LDD @Rn

6n (Load double-byte indirect)

The low order ACC byte is loaded from the memory location whose address resides in Rn and Rn is then incremented by 1. The high order ACC byte is loaded from the memory location whose address resides in the (incremented) Rn and Rn is again incremented by 1. Branch conditions reflect the final ACC contents. The carry is cleared.

Example

15 34 AO

65

SET R5, A034

LDD @R5

The low-order ACC byte is loaded from location A034, the high-order byte from location A035. R5 is incremented to A036.

STD @Rn

7n

(Store double-byte indirect)

The low-order ACC byte is stored into the memory location whose address resides in Rn and Rn is then incremented by 1. The high-order ACC byte is stored into the memory location whose address resides in (the incremented) Rn and Rn is again incremented by 1. Branch conditions reflect the ACC contents which are not disturbed. The carry is cleared.

15 34 AO			Load pointers R5 and R6
		nc 0022	with A034 and 9022. Move
16 22 90	SET	RO, 9022	with hour and
65	LDD	@R5	
00	CMD	@D.G	A034 and A035 to locations
76	STD	@ RO	
			9022 and 9023. Both point-
			ers are incremented by 2.
16 22 90 65 76	LDD		double byte from locations A034 and A035 to locations 9022 and 9023. Both point ers are incremented by 2.

POP @Rn | 8n (Pop indirect)

The low order ACC byte is loaded from the memory location whose address resides in Rn after Rn is decremented by 1 and the high order ACC byte is cleared. Branch conditions reflect the final 2-byte ACC contents which will always be positive and never minus 1. The carry is cleared. Because Rn is decremented prior to loading the ACC, single byte stacks may be implemented with the ST @Rn and POP @Rn ops (Rn is the stack pointer).

15 34 AO	SET R5, A034	Init stack pointer.
10 04 00	SET RO, 4	Load 4 into ACC.
35	ST @R5	Push 4 onto stack.
10 05 00	SET RO, 5	Load 5 into ACC.
35	ST @R5	Push 5 onto stack,
10 06 00	SET RO, 6	Load 6 into ACC.
35	ST @R5	Push 6 onto stack.
85	POP @R5	Pop 6 off stack into ACC.
85	POP @R5	Pop 5 off stack.
85	POP @R5	Pop 4 off stack.

STP @Rn 9n (STORE POP indirect)

The low order ACC byte is stored into the memory location whose address resides in Rn after Rn is decremented by 1. Then the high-order ACC byte is stored into the memory location whose address resides in Rn after Rn is again decremented by 1. Branch conditions will reflect the 2-byte ACC contents which are not modified. STP @Rn and FOP @Rn are used together to move data blocks beginning at the greatest address and working down. Additionally, single-byte stacks may be implemented with the STP @Rn and LDA @Rn ops.

14 34 A0	SET R4, A034	Init pointers.
15 22 90	SET R5, 9022	
84	POP @R4	Move byte from A033
95	STP @R5	to 9021.
84	POP @R4	Move byte from A032
95	STP @R5	to 90 20.

ADD Rn An (Add)

The contents of Rn are added to the contents of the ACC (RO) and the low-order 16 bits of the sum restored in ACC. The 17th sum bit becomes the carry and other branch conditions reflect the final ACC contents.

<u>Example</u>			
10 34 76	SET	RO, 7634	Init RO (ACC)
11 27 42	SET	R1, 4227	and R1.
A1	ADD	R1	Add R1 (sum = B85B, carry clear)
AO	ADD	RO	Double ACC (RO) to 70B6 with carry set.

The Woz Wonderbook -- 1977 -- DigiBarn Computer Museum -- Steve Wozniak, Apple Computer Inc.

SUB Rn Bn (Subtract)

The contents of Rn are subtracted from the ACC contents by performing a two's complement addition:

ACC ACC + \overline{Rn} + 1

The low order 16 bits of the subtraction are restored in the ACC. The 17th sum bit becomes the carry and other branch conditions reflect the final ACC contents. If the 16-bit unsigned ACC contents are greater than or equal to the 16-bit unsigned Rn contents then the carry is set, otherwise it is cleared. Rn is not disturbed.

10 34 76	SET	RO, 7634	Init RO (ACC)
11 27 42	SET	R1, 4227	and R1.
A1	SUB	R1	Subtract R1 (diff = 340D with carry set)
AO	SUB	RO	Clears ACC (RO)

POPD @Rn Cn (POP Double-byte indirect)

Rn is decremented by 1 and the high-order ACC byte is loaded from the memory location whose address now resides in Rn. Then Rn is again decremented by 1 and the low-order ACC byte is loaded from the corresponding memory location. Branch conditions reflect the final ACC contents. The carry is cleared. Because Rn is decremented prior to loading each of the ACC halves, double-byte stacks may be implemented with the STD @Rn and POPD @Rn ops (Rn is the stack pointer).

15 34 AO	SET R5, A034	Init stack pointer.
10 12 AA	SET RO, AA12	Load AA12 into ACC.
75	STD @R5	Push AA12 onto stack.
10 34 BB	SET RO, BB34	Load BB34 into ACC.
75	STD @R5	Push BB34 onto stack.
10 56 CC	SET RO, CC56	Load CC56 into ACC.
C5	POPD @R5	Pop CC56 off stack.
C5	POPD @R5	Pop BB34 off stack.
C5	POPD @R5	Pop AA12 off stack.

CPR Rn

 \mathtt{Dn}

(Compare)

The ACC (RO) contents are compared to Rn by performing the 16-bit binary subtraction ACC-Rn and storing the low order 16 difference bits in R13 for subsequent branch tests. If the 16-bit unsigned ACC contents are greater than or equal to the 16-bit unsigned Rn contents then the carry is set, otherwise it is cleared. No other registers, including ACC and Rn, are disturbed.

15 34 A0		SET	R5, A034	Pointer to memory.
16 BF AO		SET	R6, AOBI	Limit address.
10 00 00	LOOP	SET	RO, 0	Zero data.
75		STD	@R5	Clear 2 locs, incr R5 by 2.
25		LD	R5	Compare pointer R5
D6		CPR	R6	to limit R6.
02 F8		BNC	LOOP	Loop if carry clear.

INR Rn En

The contents of Rn are incremented by 1. The carry is cleared and other branch conditions reflect the incremented value.

(Increment)

Example

15 34 AO	SET R5, A034	Init R5 (pointer)
10 00 00	SET RO, O	Zero to RO.
55	ST @R5	Clears loc A034 and incrs R5 to A035.
E5	INR R5	Incr R5 to A036
55	ST @R5	Clears loc A036 (not A035)

DCR Rn Fn (Decrement)

The contents of Rn are decremented by 1. The carry is cleared and other branch conditions reflect the decremented value.

Example (Clear 9 bytes beginning at loc A034)

15	34	AO		SET	R5,	A034	Init pointer.
14	09	00		SET	R4,	9	Init count.
10	00	00		SET	RO,	0	Zero ACC.
55			LOOP	ST	@R5		Clear a mem byte.
F4				DCR	R4		Decr. count.
07	FC			BNZ	LOO	P	Loop until zero.

NON-REGISTER INSTRUCTIONS

RTN

00 (Return to 6502 mode)

Control is returned to the 6502 and program execution continues at the location immediately following the RTN instruction. The 6502 registers and status conditions are restored to their original contents (prior entering SWEET16 mode)

BR ea

01 d (Branch Always)

An effective address (ea) is calculated by adding the signed displacement byte (d) to the PC. The PC contains the address of the instruction immediately following the BR, or the address of the BR op plus 2. The displacement is a signed twos complement value from -128 to +127. Branch conditions are not changed. Note that effective address calculation is identical to that for 6502 relative branches. The hex add and subtract features of the APPLE-II monitor may be used to calculate displacements.

$$d = $80$$
 ea = PC + 2 - 128
 $d = 81 ea = PC + 2 - 127

$$d = \$FF$$
 ea = PC + 2 - 1

$$d = \$00$$
 ea = PC + 2 + 0

$$d = \$01$$
 ea = PC + 2 + 1

$$d = $7E$$
 ea = PC + 2 + 126

$$d = \$7F$$
 ea = PC + 2 + 127

Example

\$300: 01 50 BR \$352

The Woz Wonderbook -- 1977 -- DigiBarn Computer Museum -- Steve Wozniak, Apple Computer Inc.

BNC ea 02 d (Branch if No Carry)

A branch to the effective address is taken only if the carry is clear, otherwise execution resumes as normal with the next instruction. Branch conditions are not changed.

BC ea 03 d (Branch if Carry set)

A branch is effected only if the carry is set. Branch conditions are not changed.

BP ea 04 d (Branch if Plus)

A branch is effected only if the prior 'result' (or most recently transferred data) was positive. Branch conditions are not changed.

Example (Clear mem from loc. A034 to A03F)

15 34 AO SET R5, AO34 Init pointer.

14 3F AO SET R4, AO3F Init limit.

10 00 00 LOOP SET RO, 0

55 ST @R5 Clear mem byte, incr R5.


24 LD R4 Compare limit to

D5 CPR R5 pointer.

04 F8 BP LOOP Loop until done.

BM ea 05 d (Branch if Minus)

A branch is effected only if the prior 'result' was minus (negative, MSB = 1). Branch conditions are not changed.



RS

OB (Return from SWEET16 Subroutine)

RS terminates execution of a SWEET16 subroutine and returns to the SWEET16 calling program which resumes execution (in SWEET16 mode). R12, which is the SWEET16 subroutine return stack pointer, is decremented twice. Branch conditions are not changed.

BS ea

OC d (Branch to SWEET16 Subroutine)

A branch to the effective address (PC + 2 + d) is taken and execution is resumed in SWEET16 mode. The current PC is pushed onto a 'SWEET16 subroutine return address' stack whose pointer is R12, and R12 is incremented by 2. The carry is cleared and branch conditions set to indicate the current ACC contents.

Example (Calling a 'memory move' subroutine to move A034-A03B to 3000-3007)

300:	15	34	AO	SET	R5,	A034	Init	pointer 1.
303:	14	3B	AO	SET	R4,	A03B	Init	limit 1.
306:	16	00	30	SET	R6,	3000	Init	pointer 2.
309:	OC	15		BS	MOVE	E	Call	move subroutine.

:

320:	45	MOVE	LD	@R5	Move one
321:	5 6		ST	@R 6	byte.
322:	24		LD	R4	
323:	D4		CPR	R5	Test if done.
324:	04 FA		BP	MOVE	Return.
326:	ОВ		RS		

THEORY OF OPERATION

SWEET16 execution mode begins with a subroutine call to SW16. The user must insure that the 6502 is in hex mode upon entry. All 6502 registers are saved at this time, to be restored when a SWEET16 RTN instruction returns control to the 6502. If you can tolerate indefinite 6502 register contents upon exit, approximately 30 usec may be saved by entering at SW16 + 3. Because this might cause an inadvertant switch from hex to decimal mode, it is advisable to enter at SW16 the first time through.

After saving the 6502 registers, SWEET16 initializes its PC (R15) with the subroutine return address off the 6502 stack. SWEET16's PC points to the location preceding the next instruction to be executed. Following the subroutine call are 1-, 2-, and 3-byte SWEET16 instructions, stored in ascending memory locations like 6502 instructions. The main loop at SW16B repeatedly calls the 'execute instruction' routine at SW16C which examines one opcode for type and branches to the appropriate subroutine to execute it.

Subroutine SW16C increments the PC (R15) and fetches the next opcode which is either a register op of the form OP REG with OP between 1 and 15 or a non-register op of the form 0 OP with OP between 0 and 13. Assuming a register op, the register specification is doubled to account for the 2-byte SWEET16 registers and placed in the X-Reg for indexing. Then the instruction type is determined. Register ops place the doubled register specification in the high order byte of R14 indicating

the 'prior result register' to subsequent branch instructions.

Non-register ops treat the register specification (right-hand half-byte) as their opcode, increment the SWEET16 PC to point at the displacement byte of branch instructions, load the A-Reg with the 'prior result register' index for branch condition testing, and clear the Y-Reg.

WHEN IS AN RTS REALLY A JSR?

Each instruction type has a corresponding subroutine.

The subroutine entry points are stored in a table which is directly indexed into by the opcode. By assigning all the entries to a common page only a single byte of address need be stored per routine. The 6502 indirect jump might have been used as follows to transfer control to the appropriate subroutine.

LDA #ADRH High-order address byte.

STA IND+1

LDA OPTBL,X Low-order byte.

STA IND

JMP (IND)

To save code the subroutine entry address (minus:1) is pushed onto the stack, high-order byte first. A 6502 RTS (ReTurn from Subroutine) is used to pop the address off the stack and into the 6502 PC (after incrementing by 1). The net result is that the desired subroutine is reached by executing a subroutine return instruction!

OPCODE SUBROUTINES

The register op routines make use of the 6502 'zero page indexed by X' and 'indexed by X indirect.' addressing modes to access the specified registers and indirect data. The 'result' of most register ops is left in the specified register and can be sensed by subsequent branch instructions register and can be sensed by subsequent branch instructions since the register specification is saved in the high-order byte of R14. This specification is changed to indicate R0 (ACC) for ADD and SUB instructions and R13 for the CPR (compare) instruction.

Normally the high-order R14 byte holds the 'prior result register' index times 2 to account for the 2-byte SWEET16 registers and thus the LSB is zero. If ADD, SUB, or CPR instructions generate carries, then this index is incremented, setting the LSB.

The SET instruction increments the PC twice, picking up data bytes in the specified register. In accordance with 6502 convention, the low-order data byte precedes the high-order byte.

Most SWEET16 nonregister ops are relative branches. The corresponding subroutines determine whether or not the 'prior result' meets the specified branch condition and if so update the SWEET16 PC by adding the displacement value (-128 to +127 bytes).

The RTN op restores the 6502 register contents, pops the subroutine return stack and jumps indirect through the SWEET16 PC. This transfers control to the 6502 at the instruction immediately following the RTN instruction.

The BK op actually executes a 6502 break instruction (BRK), transferring control to the interrupt handler.

Any number of subroutine levels may be implemented within SWEET16 code via the BS (Branch to Subroutine) and RS (Return from Subroutine) instructions. The user must initialize and otherwise not disturb R12 if the SWEET16 subroutine capability is used since it is utilized as the automatic subroutine return stack pointer.

MEMORY ALLOCATION

The only storage that must be allocated for SWEET16 variables are 32 consecutive locations in page zero for the SWEET16 registers, four locations to save the 6502 register contents, and a few levels of the 6502 subroutine return address stack. If you don't need to preserve the 6502 register contents, delete the SAVE and RESTORE subroutines and the corresponding subroutine calls. This will free the four page zero locations ASAV, XSAV, YSAV, and PSAV.

USER MODIFICATIONS

You may wish to add some of your own instructions to this implementation of SWEET16. If you use the unassigned opcodes SOE and \$0F, remember that SWEET16 treats these as 2-byte instructions. You may wish to handle the break instruction as a SWEET16 call. saving two bytes of code each time you transfer into SWEET16

The Woz Wonderbook -- 1977 -- DigiBarn Computer Museum -- Steve Wozniak, Apple Computer Inc.

mode. Or you may wish to use the SWEET16 BK (Break) op as a 'CHAROUT' call in the interrupt handler. You can perform absolute jumps within SWEET16 by loading teh ACC (RO) with the address you wish to jump to (minus 1) and executing a ST R15 instruction.

1-6BD:

		المراجع المراجع	FT1A	INTERFRETER	
1 45 F	M., 10/3/197				PAGE: 2
FABF:	BD E4 F6 55		LEA	BRITELLX	LOW-ORDER ADR BYIE
F602:		-	FHA		ONTO STACK FOR NON-REG OF
F603:	A5 1D 57		LDA	R14H	"PRIOR RESULT REG" INDEX
F605:	4A 58		LSR	A	PREPARE CARRY FOR BC. BNC.
F&C&:	60 59		RTS	••	GOTO NON-REG OF ROUTINL
F 6Q7:	63 60	RTNZ	PLA		POP REJURN ADDRESS
F608:	68 61		FLA		1 37 112,131111 123
F609:	20 3F FF 62		USR	RESTORE	RESTORE 6502 REG CONTENTS
FACC:	60 1E 00 63		والمال	(R15L)	RETURN TO 6502 CODE VIA PC
F&CF:	B1 1E 64	SETZ	LDA		HIGH-ORDER BYTE OF CONST
F6D1:	95 O1 65		STA	ROH, X	THE STEET OF THE STEET
F6U3:	88 66		DEY	11.01111 K	
F6D4:	B1 1E 67		LDA	(R15L), Y	LOW-ORDER BYIL OF CONSTANT
FADA:	95 00 68		STA	ROL, X	
F6BB:	98 59		TYA		Y-REG CONTAINS 1
F6D9:	38 70		SEC		
	65 1E 71		ADC	R15L	ADD 2 TO PC
F6DC:	85 1E 72		STA	R15L	
F60 E :	90 02 73		BCC	SE (2	
F6E0:	E6 1F 74		INC	R15H	
F6E2:	60 75	SET2	RTS		
F6L3:	02 76	OPTBL	DFB	SET-1	(1X)
F6E4:	F9 77	BRIBL	DFB	RTN-1	(0)
FAES:	04 78		DFB	LD-1	(2X)
F6 E6 :	9D 79		DFB	BR-1	(1)
F/E7:	on so		DFB	ST-1	(3X)
FAEB:	9E 81		DFB	BNC-1	(2)
F&E9:	2 5 82		DFB	LDAT-1	(4X)
F&EA:	AF 83		DFB	BC-1	(3)
FAEB:	16 84		DER	STAT-1	(5X)
FAEC:	B2 85		DFB	BP-1	(4)
FACD:	47 86		DFB	LDDAT-1	(6X)
FACE:	B9 87		DFB	BM-1	(5)
FAEF:	51 88		DFB	STDAT-1	(7X)
F6F0:	00 89		DFB	BZ-1	(6)
F6F1:	2F 90		DEB	POP-1	(8X)
F6F2:	C9 91 5B 92		DFB DFB	BNZ-1 STPAT-1	(7) (9X)
F6F3:			DFB	BM1-1	(8)
F 6F 4 : F 6F 5 :				ADD-1	(AX)
F6 6	ро 95		DFB	BNM1-1	(9)
F6F7:	6E 96		DFB	SUB-1	(BX)
F61 8:	05 97		DFB	BK-1	(A)
F6F9:	33 98		DFB	FOFD-1	(CX)
I SFA	E8 99		DFB	RS-1	(B)
FAFB:	70 100		DFB	CPR-1	(DX)
FARC:	93 101		DFB	BS-1	(C)
FAFD:	1E 102		DFB	INR-1	(EX)
FACE:	E7 103		DFE	NUL-1	(D)
F61-1	65 104		DFB	DCR-1	(FX)
F700:	E7 105		DFB	NUL-1	(E)
F/01:	E7 106		DFB	NUL-1	(UNUSED)
F702:	E7 107		DFB	NUL-1	(F)
r:703:	10 CA 108	SET	BPL	SETZ	ALWAYS TAKEN

The Woz Wonderbook 1977 DigiBarn Computer Museum Steve Wozniak, Apple Computer Inc.								
INSET16 INVERPRETER								
1:45 F	P. M. 7 1073	1/1977	•			PAGE: 3		
F 70 5 :	B5 00	109	LD	LDA	ROL, X			
		110	ВK	EOU	* - 1			
F107	85 00	111		STA	ROL			
F109:	B5 01	112		LDA	ROH, X	MOVE RX TO RO		
F70B:	85 01	113		STA	RÓH			
F / OD:	60	114		RTS				
F/0 E :	A5 00	115	ST	LDA	ROL			
F710:	95 OO	116		STA	ROL, X	MOVE RO TO RX		
F712:	A5 01	117		LDA	ROH			
F714:	95 01	113		STA	ROH, X			
F/16:	6 0	119		RTS				
F717:	A5 00	120	STAT	LDA	ROL			
F219:	81 00	121	STATZ	STA	(ROL, X)	STORE BYIE INDIRECT		
F / 1 B:	AO 00	122		LDY	#\$0			
171D	84 1D	123	STATS	STY	R14H	INDICATE RO IS RESULT REG		
F71F:	F6 0 0	124	INR	INC	ROL, X	•		
F221:	BO 02	125		EME	INK2	INCR RX		
F723:	F6 01	126		INC	ROH, X			
F725:	6 0	127	INR2	RTS				
F 726:	A1 00	128	LDAT	LDA	(ROL, X)	LOAD INDIRECT (RX)		
F728:	85 00	129		STA	ROL	TO RO		
F72A:	A0 00	130		LDY	#50			
F720:	84 01	131		STY	ROH	ZERO HIGH-ORDER RO BYLE		
F72F:	FO ED	132		BEQ	STATS	ALWAYS TAKEN		
F730:	A0 00	133	POP	LDY	#\$0	HIGH ORDER BYTE = 0		
F73 2 :	FO 06	134		BEQ	P0P2	ALWAYS TAKEN		
F/3 4 :	20 66 F7		POPD	JSR	DCR	DECR RX		
F/37:	A1 00	136		LDA	(ROL, X)	POP HIGH-ORDER BYIL GRX		
F739:	AB	137		TAY		SAVE IN Y-REG		
F/3 A :	20 66 F7		POP2	JSR	DOR	DECR RX		
₽73 D :	A1 00	139		LDA	(ROL, X)	LOW-ORDER BYIE		
F73F:	85 00	140		STA	ROL	TO RO		
F/41:	84 01	141	COSTO	STY	ROH	TABLESOTE DO AO LAOT		
F/43:	A0 00	142	POP3	LDY	#\$0	INDICATE RO AS LAST		
F745:	84 1D	143		STY	R14H	RESULT REG		
F747:	60 30 37 57	144	LEGAT	RTS	1 5:A T	LOUISVEL TO BO THOS BY		
F748: F74B:	20 26 F7 A1 00	145	LDDAT	JSR	LDAT	LOW BYTE TO RO, INCR RX		
				LDA	(ROL, X)	HIGH-ORDER BYTE TO RO		
F74D: F74F:	85 01 40 1F F7	147		STA UMP	ROH INR	INCR RX		
F/52:	20 17 F/		STUAT	JSR	STAT	STORE INDIRECT LOW-ORDER		
F755:	A5 01	150	W1 E/H1	LDA	ROH	BYTE AND INCR RX. THEN		
F/57:	81 00	151		STA	(ROL, X)	STORE HIGH-ORDER BY CE.		
F759:	40 1F F7			JWIS	INR	INCR RX AND RETURN		
F 750	20 66 F7		STEAT	JSR	DOR	DECR RX		
F75F:	A5 00	154	S11 (11	LDA	ROL	DEDIC IX		
F761:	81 00	155		STA	(ROL, X)	STORE RO LOW BYIE GRX		
F763:	40 43 F7			9ML	POP3	INDICATE RO AS LAST RELT RE		
1766	B5 00	157	DOR	LDA	ROL, X			
F768:	DO 02	158		BNE	DCR2	DECR RX		
F76A:	D6 01	159		DEC	ROH, X			
F 760	D6 00	160	DCR2	DEC	ROL, X			
F76E:	40	161		RTS	•			
576F:	AO OO	162	SUB	LDY	#50	RESULT TO AC		

				SWEETIA'I	N: ERFRE: ER	
1 45 P	. M. , 10/3	/197/		Sweet to 1		PAGE 4
F771:	38	163	CFR	SEC		NOTE Y-REG = 13*2 FOR CPR
F772:	A5 00	164		LDA	ROL	
F/74:	F5 00	165		SBC	ROL, X	
F/76:	99 00 00			STA	ROL, Y	RO-RX TO RY
1779:	A5 01	167		LDA	RCH	
F/7B:	F5 01	163		SBC	ROH, X	
F/7D:	99 01 00		SUB2	'STA	RCH, Y	i de la companya de
F/80:	98	170		TYA	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	LAST RESULT REG*2
F781:	69 00	171		ADC	#\$0	CARRY TO LIB
F783:	85 1D	172		STA	R14H	
F78 5 :	60	173		RTS		
F786:	A5 00	174	ADD	LDA	ROL	
F/80:	75 00	175		ADIC	ROL, X	
F78A:	85 00	176		STA	ROL	ROFEX TO RO
F 780:	A5 01	177		,LDA	ROH	4
F7BE:	75 01	173		ADC	ROH, X	1
F290:	AO 00	179		LDY		RO FOR RESULT
F792:	FO E9	180		BEQ	SUB2	FINISH ADD
F794:	A5 1E	181	BS	LDA	R15L	NOTE X-REG IS 12×2!
1796:	20 19 F7		_ •	JSR	STAT2	PUSH LOW PC BYIE VIA R12
F799:	A5 1F	183		LDA	R15H	
F/9B:	20 19 F7			JSR	STAT2	PUSH HIGH-ORDER PC BYTE
F 79E	10	185	BR	CLC		
F79F:	BO OE	186	BNC	BCS	BNC2	NO CARRY TEST
F7A1:	B1 1E	187	BR1	LDA	(R15L), Y	DISPLACEMENT BYIE
F 7A3:	10 01	133		BPL	BR2	
F/A5:	38	189		DEY		
F/A6:	65 1E	190	BR2	ADC	R15L	ADD TO PC
FZA8:	85 1E	191		STA	R15L	
F/AA:	98	192		TYA		
F/AB:	65 1F	193		ADC	R15H	
F/AD:	85 1F	194		STA	R15H	
F7AF:	60	195	BNCZ	RTS		
F780:	BO EC	196	BC	BCS	BR	
F/B2:	60	197		RTS		
F7B3:	OA	193	BP	ASL	Α	DOUBLE RESULT-REG INDEX
F7E4:	AA	199		TAX		TO X-REG FOR INDEXING
F 7B5	B5 01	200		LDA	ROH, X	TEST FOR PLUS
F/ B7 :	10 ES	201		BPL	BR1	ERANCH IF SO
F7B9:	60	202		RTS		
F7BA:	OA	203	BM	ASL	A	DOUBLE RESULT-REG INDEX
F7BB:	AA	204		TAX		
F/BC:	B5 01	205		LDA	RCH, X	TEST FOR MINUS
F7BE:	30 E1	206		BMI	BR1	
F700:	60	207		RTS		
F701:	OA	208	ΒZ	ASL	A	DOUBLE RESULT-REG INDEX
17/02:	AA	209		TAX		
F703	B5 0 0	210		LDA	ROL, X	TEST FOR ZERO
F 705	15 01	211		ORA	ROH, X	(BOTH BY(ES)
H 707:	FO DB	212		BEQ	BR1	BRANCH IF SO
F/09:	60	213	=	RTS	_	المحافظة الم
F7CA:	OA	214	BNZ	ASL	Α	DOUBLE RESULT-REG INDEX
F7CB:	AA	215		TAX	501 V	ACTION TO THE MICHAEL TO THE TOTAL
F/00:	B5 0 0	216		LDA	ROL, X	TEST FOR NONZERO

				BWEET16 I	NIERFRETER	
1:45 F	.M. / 10/3	3/1977				FAGE: 5
F7C E	15 01	217		DRA	ROH, X	(BOTH BY(ES)
F/DO:	DO UF	218		ENE	BR1	BRANCH IF SO
F/02:	60	219		RTS		
F7D3:	ŬА	220	EM1	ASL	Α	DOUBLE RESULT-REG INDEX
F/D4:	AA	221		TAX		
F765:	B5 00	222		LDA	ROL, X	CHECK BOTH BYIES
ピクロフ:	35 '01	223		้ลทย	ROH, X	FOR \$FH (MINUS 1)
F7D9:	49 FF	224		EOR	#\$FF	
F/DB:	FQ C4	225		BEQ	BR1	BRANCH IF SO
F 700:	60	226		RTS		
F/UC:	OA	227	eilm 1	ASL	Α	DOUBLE RESULT-REG INDEX
FZÚF:	AA	228		TAX		
F7E0:	B5 00	229		LEA	ROL, X	
F/E2:	35 01	230		ANU	ROH, X	CHK BOTH BYTES FOR NO ≸FF
F7E4:	49 FF	231		,€CR	#\$FF	
F7E6:	BO ,R3	23 2		BNE	BR1	BRANCH IF NOT MINUS 1
, F7EB:	40	233	MUL	RTS		
F/E9:	A2 18	234	RS	LDX	#\$13	12*2 FOR R12 AS STK PNTR
F7EB:	20 66 F7			JSR	DOR	DECR STACK POINTER
F /LE:	A1 00	236		LDA	(RQL,X)	POP HIGH RETURN ADR TO PC
F7F0:	85 1F	237		STA	R15H	
F7F2:	20 66 F7			USR	DOR	SAME FOR LOW-ORDER BYTE
F7F5:	A1 00	239		LDA	(ROL, X)	
F7F7:	85 1E	240		STA	R15L	
F7F9	60	241		RTS		
F7FA	40 07 F6	242	RTN	HML	RTNZ	

********SUCCESSFUL ASSEMBLY: NO ERRORS


		x 1977 DigiBarn Computer Museum Steve Wozniak, Apple Computer Inc
		SNEET16 INTERPRETER
ADD	F736	0094
BC	F 7BO	00 83
BK	F706	0097
BM	E7EA	000 7
BM1	F703	0093
BNC	F 79F	0081
BNC2	FZAF	0186
EMM1	F7DE	0025
ENZ	FZCA	0091
Bls	F7B3	0085
BR	F79E	0079 0196
BRI	1-7A1	0201 0206 0212 0218 0225 0232
BR2	F7A6	0188
BETBL	FAE4	0055
BS	F794	0101
BX	F/01	0089
CPR	F771	0100
DOR	F766	0104 0135 0138 0153 0235 0238
DCR2	F760	0158
INR	F71F	0102 0148 0152
1NR2	F72 5	0125
LΝ	F705	0078
LDAT	F726	0002 0145
LUDAT	F748	0086
NEE.	F7E8	0103 0105 0106 0107
OPTBL	F6E3	0049
トじた	F730	009 0
P0P2	E73A	0134
POPS	F743	0156
POPD	F/3 4	0098
ROH		0065 0112 0113 0117 0118 0126 0131 0141 0147 0150 01
		0167 0168 0169 0177 0178 0200 0205 0211 0217 0223 02
ROL	0000(7)	0068 0109 0111 0115 0116 0120 0121 0124 0128 0129 01
NOL	0000127	0139 0140 0146 0151 0154 0155 0157 0160 0164 0165 01
		0174 0175 0176 0210 0216 0222 0229 0236 0239
R14H		0044 0057 0123 0143 0172
R15H		0028 0033 00 54 0074 0183 0193 0194 0237
R15L	001E	0026 0031 0037 0042 0052 0063 0064 0067 0071 0072 01
		0187 0190 0191 0240
RESTORE	FF3F	0062
RS	17E9	0079
RIN	F7FA	0077
RTNZ	F607	0242
S16PAG	00F7	0034
SAVE	IF4A	0024
SET	F703	0076
SLT2	F6E2	0073
SETZ	FACE	0108
ST	F70E	0080
STAT	F717	0084 0149
STAT2	F719	0182 0184
STATS	H71D	0132
STUAT	F752	0008
STPAT	F 750	0092
SUB	F76F	0096
SUB2	F77D	0180
SW16	F 689	
S416B	F692	0030
SH160	FASS	0029
SW160	F&₹ E	0032

The Woz Wonderbook 1977 DigiBarn Computer Museum Steve Wozniak, Apple 0	Computer Inc.
CACUS ABABABACE, SNOWTIS INVERPRETER TUBR F6B9 0043 IBBR2 F6BF 0053	
Distributed under the Creative Commons License on page 5	Page 0136 of 0213

The Woz Wonderbook

DOCUMENT

Apple-II
6502 Code Relocation Program
14 November 1977



This page is not part of the original Wonderbook

The V	Voz Wonderbook	1977 D	igiBarn Compute	er Museum	Steve Wozniak,	Apple Co	mputer Inc.
	ТИ	nis nage i	s not part of	the Origina	l Wonderhook		
	11	μαβί (.	J HOE PUIL OF	che origina	. Honder book		
Distributed un	der the Creative (Commons L	icense on page	5			Page 0138 of 0213

The Woz Wonderbook 1977 DigiBarn Computer Museum Steve Wozniak, Apple	Computer Inc.
A 6 5 0 2	
CODE RELOCATION	
P R O G R A M	
for the	
APPLE-II COMPUTER	
S. Wozniak (WOZ)	
November 14, 1977	
Distributed under the Creative Command License on page 5	Dogo 0420 of 0242
Distributed under the Creative Commons License on page 5	Page 0139 of 0213

page 1

APPLE-II MACHINE CODE RELOCATION PROGRAM

Quite frequently I have encountered situations calling for relocation of machine language (not BASIC) programs on my 6502-based APPLE-II computer. Relocation means that the new version must run properly from different memory locations than the original.

Because of the relative branch instruction, certain small 6502 programs need simply be moved and not altered. Others require only minor hand modification, which is simplified on the APPLE-II by the built-in disassembler which pinpoints absolute memory reference instructions such as JMPs and JSRs. However, most of the situations which I have encountered involved rather lengthy programs containing multiple data segments interspersed with code. For example, I once spent over an hour to hand-relocate the 8K byte APPLE8II monitor and BASIC to run from RAM addresses and at least one error probably went by undetected. That relocation can now be accomplished in a couple minutes using the relocation program described herein.

page 2

The following situations call for program relocation:

- (1) Two programs which were written to run in identical locations must now reside and run in memory concurrently.
- (2) A program currently runs from ROM. In order to modify its operation experimentally, a version must be generated which runs from RAM (different addresses).
- (3) A program currently running in RAM must be converted to run from EPROM or ROM addresses.
- (4) A program currently running on a 16K machine must be relocated in order to run on a 4K machine. Furthermore, the relocation may have to be performed on the smaller machine.
- (5) Due to memory mapping differences, a program running on an APPLE-I (or other 6502 based) computer falls into unusable address space on an APPLE-II (or other) computer.
- (6) Due to operating system variable assignment differences either the page-zero or non-page-zero variable allocation for a specific program may have to be modified when moving the program from one make of computer to another.
- (7) A program exists as several chunks strewn about memory which must be combined in a single, contiguous block.

The Woz Wonderbook -- 1977 -- DigiBarn Computer Museum -- Steve Wozniak, Apple Computer Inc.

page 3

- (8) A program has outgrown the available memory space and must be relocated to a larger 'free' space.
- (9) A program insertion or deletion requires a chunk of the program to move a few bytes up or down.
- (10) On a whim, the user wishes to move a program.

page 4

PROGRAM MODEL


It is easy to visualize relocation as taking a program which resides and runs in a 'source block' of memory and creating a modified version in a 'destination block' which runs properly.

This model dictates that the relocation must be performed in an environment in which the program may in fact reside in both blocks. In many cases, the relocation is being performed because this is impossible. For example, a program written to begin at location \$400 on an APPLE-I (\$ stands for hex) falls in the APPLE-II screen memory range. It must be loaded elsewhere on the APPLE-II prior to relocation.

A more versatile program model is as follows. A program or section of a program <u>runs</u> in a memory range termed the 'source block' and <u>resides</u> in a range termed the 'source segments'. Thus a program written to run at location \$400 may reside at location \$800. The program is to be relocated so that it will <u>run</u> in a range termed the 'destination block' although it will <u>reside</u> in a range termed 'destination segments' (not necessarily the same). Thus a program may be relocated such that it will run from location \$D000 (a ROM address) yet reside beginning at location \$C00 prior to being saved on tape or used to burn EPROMs (obviously, the relocated program cannot immediately reside at locations reserved for ROM). In some cases the source and destination segments may overlap.

page 5

BLOCKS AND SEGMENTS EXAMPLE



SOURCE BLOCK: \$400-\$787 DEST BLOCK: \$D000-\$D387

SOURCE SEGMENTS: \$800-\$B87 DEST SEGMENTS: \$C00-\$F87

THE RELOCATION ALGORITHM

- (1) Set SOURCE PTR to beginning of source segment and DEST PTR to beginning of destination segment.
- (2) Copy 3 bytes from source segment (using SOURCE PTR) to temp INST area.
- (3) Determine instruction length from opcode (1, 2, or 3 byte).
- (4) If two byte instruction with non-zero-page addressing mode (immediate or relative) then go to (7).
- (5) If two byte instruction then clear 3rd byte so address field is 0-255 (zero page).
- (6) If address field (2nd and 3rd bytes of INST area) falls within source <u>block</u>, then substitute


 ADR SOURCE BLOCK BEGIN + DEST BLOCK BEGIN
- (7) Move 'length' bytes from INST area to dest segment (using DEST PTR). Update SOURCE and DEST PTRs by length.
- (8) If SOURCE PTR is less than or equal to SOURCE SEGMENT END then goto (2), else done.

DATA SEGMENTS

The problem with relocating a large program all at once is that data (tables, text, etc.) may be interspersed throughout the code.

Thus data may be 'relocated' as though it were code or might cause some code not to be relocated due to boundary uncertainty introduced when the data takes on the multi-byte attribute of code. This problem is circumvented by considering the 'source segments' and 'destination segments' sections to contain both code and data segments.

CODE AND DATA SEGMENTS EXAMPLE



The source <u>code</u> segments are <u>relocated</u> to the 'destination segments' area and the source <u>data</u> segments are <u>moved</u>. Note that several commands will be necessary to accomplish the complete relocation.

USAGE

- 1. Load RELOC by hand or off tape into memory locations \$3A6-\$3FA. Note that locations \$3FB-\$3FF are not disturbed by tape load versions to insure that the APPLE-II interrupt vectors are not clobbered. The monitor user function Y^C (Control-Y) will now call RELOC as a subroutine at location \$3F8.
- 2. Load the source program into the 'source segments' area of memory if it is not already there. Note that this need not be where the program normally runs.
- 3. Specify the source and destination <u>block</u> parameters, remembering that the blocks are the locations that the program normally runs from, not the locations occupied by the source and destination segments during the relocation. If only a portion of a program is to be relocated then that portion alone is specified as the block.
 - * DEST BLOCK BEG < SOURCE BLOCK BEG . END $\mathbf{y}^{\mathbf{C}}$ *

Note that the syntax of this command closely resembles that of the MONITOR 'MOVE' command. The initial '*' is generated by the MONITOR, not typed by the user.

4. Move all data segments and relocate all code segments in sequential (increasing address) order.

First Segment (if CODE)

* DEST SEGMENT BEG < SOURCE SEGMENT BEG . END YC

First Segment (if DATA)

* DEST SEGMENT BEG < SOURCE SEGMENT BEG . END M

Subsequent segments (if CODE)

* . SOURCE SEGMENT END Y^C (Relocation)

Subsequent segments (if DATA)

* . SOURCE SEGMENT END M (Move)

Note that it is wise to prepare a list of segments (code and data) prior to relocation.

If the relocation is performed 'in place' (SOURCE and DEST SEGMENTS reside in identical locations) then the SOURCE SEGMENT BEG parameter may be ommitted from the first segment relocate (or move).


EXAMPLES


1. Straightforward Relocation

Program A resides and runs in locations \$800-\$97F. The relocated version will reside and run in locations \$A00-\$B7F.

SOURCE SEGMENTS

DEST SEGMENTS





SOURCE BLOCK \$800-\$97F DEST BLOCK \$A00-\$B7F SOURCE SEGMENTS \$800-\$97F DEST SEGMENTS \$A00-\$B7F

- (a) Load RELOC
- (b) Define blocks
 - * $A00 < 800 . 97F Y^{C} *$
- (c) Relocate first segment (code).
 - * A00 < 800 . 88F Y^C

- (d) Move and relocate subsequent segments in order.
 - * . 8AF M (data)
 - * . 90F Y^C (code)
 - * . 93F M (data)
 - * . 97F Y^C (code)

Note that step (d) illustrates abbreviated versions of the following commands:

- * A90 < 890 . 8AF M (data)
- * ABO < 8BO . 90F Y^{C} (code)
- * B10 < 910 . 93F M (data)
- * $B40 < 940 . 97F Y^{C}$ (code)

2. Index into block

Assume that the program of example 1 uses an indexed reference into the data segment at \$890 as follows:

LDA 7BO, X

The X-REG is presumed to contain \$EO-\$FF. Because \$7BO is outside the source block, it will not be relocated. This may be handled in one of two ways.

- (a) The exception is fixed by hand, or
- (b) The block specifications begin one page lower than the addresses at which the original and relocated programs begin to account for all such 'early regerences'. In step (b) of example (1) change to:

* 900 < 700 . 97F
$$Y^{C}$$
 *

Note that program references to the 'prior page' (in this case the \$7XX page) which are not intended to be relocated will be.

3. Immediate Address References

Assume that the program of example (1) has an immediate reference which is an address. For example,

LDA #\$3F STA LOCO LDA #\$08

STA LOC1

JMP (LOCO)

In this example, the LDA #\$08 will not be changed during relocation and the user will have to hand-modify it to \$0A.


4. User function (Y^C) programs

Relocating programs such as RELOC introduces another irregularity. Because RELOC uses the MONITOR user function command (Y^C) its entry point must remain fixed at \$3F8. The rest of RELOC may be relocated anywhere in memory (which is trivial since RELOC contains no absolute memory references other than the JMP at \$3F8). The user must leave the JMP at \$3F8 undisturbed or find some way other than Y^C to pass parameters.

5. Unusable block ranges

A program was written to run from locations \$400-\$78F on an APPLE-I. A version which will run in ROM locations \$D000-\$D38F must be generated. The source (and destination) segments may reside in locations \$800-\$B8F on the APPLE-II where relocation is performed.

SEGMENTS, SOURCE AND DEST



Runs from locations \$400-\$78F on APPLE-I but must be relocated to run from locations \$D000-\$D38F on the APPLE-II.

SOURCE BLOCK \$400-\$78F
SOURCE SEGMENTS \$800-\$88F

DEST BLOCK \$D000-\$D38F

DEST SEGMENTS \$800-\$B8F

- (a) Load RELOC
- (b) Load original program into locations \$800-\$B8F (despite the fact that it doesn't run there).
- (c) Specify block parameters (i.e. where the original and relocated versions will run)
 - * D000 < 400 . 78 $F Y^{C} *$

- (d) Move and relocate all segments in order.
 - * 800 < 800 . $97F Y^{C}$ (first segment, code)
 - * . 9FF M (data)
 - * . B8F Y^C (code)

Note that because the relocation is done 'in place' the SOURCE SEGMENT BEG parameter is the same as the DEST SEGMENT BEG parameter (\$800) and need not be specified. The initial segment relocation command may be abbreviated as follows:


- * 800 <. 97F Y^C
- 6. The program of example (1) need not be relocated but the page zero variable allocation is from \$30 to \$3F. Because these locations are reserved for the APPLE-II system monitor, the allocation must be changed to locations \$80-\$8F. The source and destination blocks are thus not the program but rather the variable area.

SOURCE BLOCK \$20-\$2F DEST BLOCK \$80-\$8F

SOURCE SEGMENTS \$800-\$97F DEST SEGMENTS \$800-\$97F

- (a) Load RELOC
- (b) Define blocks
 - * 80 < 20.2F Y^C *
- (c) Relocate code segments and move data segments in place.
 - * $800 < .88F Y^{C} (code)$
 - * . 8AF M (data)
 - * . 90F Y^C (code)
 - * . 93F M (data)
 - * . 97F Y^C (code)

- 7. Split blocks with cross-referencing
 - Program A resides and runs in locations \$800-\$8A6. Program B resides and runs in locations \$900-\$9F1. A single, contiguous program is to be generated by moving program B so that it immediately follows program A. Each of the programs contains memory references within the other. It is assumed that the programs contain no data segments.



SOURCE BLOCK \$900-\$9F1 DEST BLOCK \$8A7-\$998

SOURCE SEGMENTS \$800-\$8A6 (A) DEST SEGMENTS \$800-\$8A6 (A)


\$900-\$9F1 (B) \$8A7-\$998 (B)

- (a) Load RELOC
- (b) Define blocks (program B only)
 - * 8A7 < 900 . 9F1 Y^C *

- (c) Relocate each of the two programs individually. Program A must be relocated even though it does not move.
 - * 800 <. 8A6 Y^C (program A, 'in place')
 - * 8A6 < 900 . 9F1 Y^{C} (program B, not 'in place')

Note that any data segments within the two programs would necessitate additional relocation and move commands.

- 8. Code deletion.
 - 4 bytes of code are to be removed from within a program and the program is to contract accordingly.



SOURCE BLOCK \$8C4-\$97F DEST BLOCK \$8C0-\$97B

SOURCE SEGMENTS \$800-\$88F (code) DEST SEGMENTS \$800-\$88F (code)

\$890-\$8AF (data) \$890-\$8AF (data)

\$880-\$8BF (code) \$880-\$8BF (code)

\$8C4-\$90F (code) \$8C0-\$90B (code)

\$910-\$93F (data) \$90C-\$93B (data)

\$93C-\$97B (code)

Distributed under the Creative Commons License on page 5

Page 0156 of 0213

- (a) Load RELOC
- (b) Define blocks

*
$$8C0 < 8C4$$
 . $97F Y^{C} *$

(c) Relocate code segments and move data segments in ascending address sequence.

- * 800 < . 88F Y^C (code, 'in place')

 * . 8AF M (data)

 * . 8BF Y^C (code)

 * 8C0 < 8C4 . 90F Y^C (code, not 'in place')

 * . 93F M (data)

 * . 97F Y^C (code)
- (d) Relative branches crossing the deletion boundary will be incorrect since the relocation process does not modify them (only zero-page and absolute memory references). The user must patch these by hand.

9. Relocating the APPLE-II monitor (\$F800-\$FFFF) to run in RAM (\$800-\$FFF)

SOURCE BLOCK \$F700-\$FFFF DEST BLOCK \$700-\$FFF (see example (2))

SOURCE SEGMENTS \$F800-\$F961 (code) DEST SEGMENTS \$800-\$961 (code)

\$F962-\$FA42 (data) \$962-\$A42 (data)

\$FA43-\$FB18 (code) \$A43-B18 (code)

\$FB1E-\$FFCB (code) \$B1E-\$FCB (code)

\$FFCC-\$FFFF (data) \$FCC-\$FFF (data)

IMMEDIATE ADDRESS REFS (see example (3))

\$FFBF

\$FEA8

(more if not relocating to page boundary)

- (a) Load RELOC
- (b) Block parameters

*
$$700 < F700$$
 . FFFF Y^{C} *

(c) Segments

*
$$800 < F800$$
 . F961 Y^{C} (first segment, code)

* . FA42 M (data)

* . FB18 Y^C (code)

* . FB1D M (data)

* FFCB Y^C (code)

* . FFFF M (data)

The Woz Wonderbook -- 1977 -- DigiBarn Computer Museum -- Steve Wozniak, Apple Computer Inc. page 20 $(c)_{\downarrow}$ Immediate address references * FBF ; E (was \$FE) * EA8 : E (was \$FE) Page 0159 of 0213 Distributed under the Creative Commons License on page 5

OTHER 6502 SYSTEMS

The following details illustrate features specific to the APPLE-II which are used by RELOC. If adapted to other systems, the convenient and flexible parameter passing capability of the APPLE-II monitor may be sacrificed.

- 1. The APPLE-II monitor command
 - * A_4 < A_1 . A_2 Y^C (A_1 , A_2 , and A_4 are addresses) vectors to location \$3F8 with the value A_1 in locations \$3C (lo and \$3D (high), A_2 in locations \$3E (low) and \$3F (high), and A_4 in locations \$42 (low) and \$43 (high). Location \$34 (YSAV) holds an index to the next character of the command buffer (after the Y^C). The command buffer (IN) begins at \$200.
- 2. If Y^C is followed by an '*' then the block parameters are simply preserved as follows:

<u>Parameter</u>	Preserved at	SWEET16 Reg Name	
DEST BLOCK BEG	\$8, \$9	TOBEG	
SOURCE BLOCK BEG	\$2, \$3	FRMBEG	
SOURCE BLOCK END	\$4, \$5	FRMEND	

3. If Y^C is not followed by and '*' then a segment relocation is initiated at RELOC2 (\$3BB). Throughout, A1 (\$3C, \$3D) is the source segment pointer and A4 (\$42, \$43) is the destination segment pointer.

4. INSDS2 is an APPLE-II monitor subroutine which determines the length of a 6502 instruction in the variable LENGTH (location \$2F) given the opcode in the A-REG.

Instruction type	LENGTH
Invalid	0
1 byte	, 0
2 byte	1
3 byte	2

- 5. The code from XLATE to SW16RT (\$3D9-\$3E6) uses the APPLE-II 16-bit interpretive machine, SWEET16. The target address of the 6502 instruction being relocated (locations \$C low and \$D high) occupies the SWEET16 register named ADR. If ADR is between FRMBEG and FRMEND (inclusive) then it is replaced by ADR FRMBEG + TOBEG.
- 6. NXTA4 is and APPLE-II monitor subroutine which increments A1 (source segment index) and A4 (destination segment index).

 If A1 exceeds A2 (source segment end) then the carry is set, otherwise it is cleared.

6502 RELOCATION SUBROUTINE PAGE: 1 4:36 P.M., 11/10/1977 TITLE '6502 RELOCATION SUBROUTINE' 6502 RELOCATION 4 5 SUBROUTINE 6 7 * 1. DEFINE BLOCKS *A4<A1.A2 ^Y 8 9 (^Y IS CRTL-Y) 10 * 2. FIRST SEG 11 *A4<A1.A2 ^Y 12 * (IF CODE) 13 14 15 * *A4<A1.A2 M **!*** (IF MOVE) 16 * 17 3. SUBSEQUENT SEGS * *.A2 ^Y OR *.A2 M * * 18 19 * 20 21 WOZ 11-10-77 22 * APPLE COMPUTER INC. 23 24 **************

PAGE

25

RELOCATION SUBR EQUATES PAGE: 2 4:36 P.M., 11/10/1977 26 SUBTTL RELOCATION SUBR EQUATES SWEET16 REG 1. \$2 27 EPZ RlL 3-BYTE INST FIELD. 28 EPZ ŞΒ INST LENGTH CODE. 29 EPZ \$2F LENGTH CMND BUF POINTER. 30 YSAV EPZ \$34 APPLE-II MON PARAM AREA. 31 EPZ \$3C AlL APPLE-II MON PARAM REG 4 32 A4LEPZ \$42 MON CMND BUF. 33 IN EQU \$200 SWEET16 ENTRY. 34 SW16 EQU \$F689 DISASSEMBLER ENTRY. INSDS2 \$F88E 35 EQU POINTER INCR SUBR. SFCB4 36 NXTA4 EQU SOURCE BLOCK BEGIN. \$1 37 FRMBEG EPZ SOURCE BLOCK END. 38 FRMEND EPZ\$2

\$4

\$6

EPZ

EPZ

PAGE

39

40

41

TOBEG

ADR

DEST BLOCK BEGIN.

ADR PART OF INST.

6502 RELOCATION SUBROUTINE PAGE: 3 4:36 P.M., 11/10/1977 SUBTTL 6502 RELOCATION SUBROUTINE 42 ORG \$3A6 43 CMND BUF POINTER. LDY YSAV A4 34 44 RELOC 03A6: NEXT CMND CHAR. LDA IN,Y B9 00 02 45 03A8: 1 * 1 ? CMP #SAA C9 AA 46 03AB: NO, RELOC CODE SEG. BNE RELOC 2 03AD: D0 0C 47 YSAV ADVANCE POINTER. INC E6 34 48 03AF: LDX #\$7 A2 07 49 03B1: MOVE BLOCK PARAMS LDA AlL,X B5 3C 50 INIT 03B3: FROM APPLE-II MON STA 95 02 51 RlL,X 03B5: AREA TO SW16 AREA. DEX 03B7: CA52 R1=SOURCE BEG, R2= BPL INIT 10 F9 53 03B8: SOURCE END, R4=DEST BE(54 RTS 03BA: 60 55 RELOC 2 LDY #\$2 A0 02 03BB: COPY 3 BYTES TO LDA (AlL), YB1 3C 56 GETINS 03BD: SW16 AREA. INST, Y 99 0B 00 57 STA 03BF: 03C2: 58 DEY 88 BPL GETINS 03C3: 10 F8 59 CALCULATE LENGTH OF 20 8E F8 60 JSR INSDS 2 03C5: INST FROM OPCODE. LDX LENGTH A6 2F 03C8: 61 0=1 BYTE, 1=2 BYTE, DEX 62 03CA: CA 2=3 BYTE. BNE XLATE D0 0C 63 03CB: INST A5 0B 64 LDA 03CD: WEED OUT NON-ZERO-PAGE AND #\$D 65 03CF: 29 OD 2 BYTE INSTS (IMM). STINST BEQ 03D1: FO 14 6**6** IF ZERO PAGE ADR #\$8 AND 67 03D3: 29 08 THEN CLEAR HIGH BYTE. BNE STINST 68 03D5: D0 10 STA INST+2 85 OD 69 03D7: IF ADR OF ZERO PAGE XLATE JSR SW16 20 89 F6 70 03D9: OR ABS IS IN SOURCE FRMEND 71 LD 03DC: 22 (FRM) BLOCK THEN CPR ADR 03DD: D6 72 SUBSTITUTE ADR-SW16RT 02 06 73 BNC 03DE: SOURCE BEG+DEST BEG. ADR 03E0: 26 74 LDFRMBEG SUB 03E1: Bl 75 SW16RT BNC 03E2: 02 02 76 ADD TOBEG 77 03E4: A 4 78 ST ADR 03E5: 36 79 RTN 0.0 SW16RT 03E6: #\$0 STINST LDX A2 00 80 03E7: INST, X LDA 81 STINS2 03E9: B5 0B COPY LENGTH BYTES (A4L),Y STA 82 03EB: 91 42 OF INST FROM INX 83 03ED: E8 SW16 AREA TO JSR NXTA4 20 B4 FC 84 03EE: LENGTH DEST SEGMENT. UPDATE DEC 85 C6 2F 03F1: SOURCE, DEST SEGMENT STINS2 10 F4 BPL 86 03F3: LOOP IF NOT POINTERS. RELOC 2 BCC 90 C4 87 03F5: BEYOND SOURCE SEG END. RTS 03F7: 88 60 ORG \$3F8 89 ENTRY FROM MONITOR. RELOC JMP 03F8: 4C A6 03 90 USRLOC *******SUCCESSFUL ASSEMBLY: NO ERRORS

```
CROSS-REFERNCE: 6502 RELOCATION SUBROUTINE All 003C 0050 0056
A4L
           0042
                     0082
ADR
           0006
                     0072 0074 0078
           0001
FRMBEG
                     0075
FRMEND
           0002
                     0071
                     0059
GETINS
           03BD
                     0045
           0200
ΙN
INIT
                    0053
           03B3
INSDS 2
           F88E
                     0060
                     0057 0064 0069 0081
           000B
INST
                    0061 0085
LENGTH
           002F
NXTA4
           FCB4
                    0084
RlL
           0002
                    0051
RELOC
                    0090
           03A6
RELOC 2
           03BB
                    0047 0087
STINS2
           03E9
                    0086
STINST
           03E7
                    0066 0068
           F689
SW16
                    0070
SW16RT
           03E6
                    0073 0076
                    0077
TOBEG
           0004
USRLOC
           03F8
                    0063
XLATE
           03D9
YSAV
           0034
                    0044 0048
FILE:
```

The Woz Won	derbook 1977 Di	giBarn Computer Muse	um Steve Wozniak, App	ole Computer Inc.
	This page is	not part of the eri	ginal Wondorbook	
	illis page 15	not part of the ori	SIMAL WONGELDOOK	
Distributed under the C	reative Commons Li	cense on page 5		Page 0166 of 0213


The Woz Wonderbook

DOCUMENT

Apple-II

Renumbering and Appending BASIC Programs

15 November 1977



This page is not part of the original Wonderbook

The Woz Wonderboo	ok 1977 DigiBarn Co	mputer Museum S	Steve Wozniak, Apple C	omputer Inc.
	This page is not part	of the original	Wonderbook	
	Page 13 Hot part	. or the original	Honder Book	
Distributed under the Creative	Commons License on p	page 5		Page 0168 of 0213

The Woz Wonderbook 1977 DigiBarn Computer Museum Steve Wozniak, Apple	Computer Inc.
RENUMBERING AND APPENDING	
BASIC PROGRAMS	
on the	
on the	
APPLE-II COMPUTER	
S. Wozniak (WOZ)	
November 15, 1977	
Distributed under the Creative Commons License on page 5	Page 0169 of 0213
· ·	

RENUMBERING AND APPENDING APPLE-II BASIC PROGRAMS

The answer to the question "what do 5, 11, 36, 150, 201, and 588 have in common?" is given as "adjacent rooms in the Warsaw Hilton"1 but might just as well be "adjacent line numbers in my last BASIC program." The laws of entropy insure that the line numbers of a debugged and operational BASIC program give the appearance of having been selected by a KENO machine.* Many a time I have spent an extra hour to retype a finished program while spacing the line numbers evenly just to make it 'look good'.

Another difficulty which I have experienced is joining two BASIC programs into a single, larger one. This 'append' operation is easier to accomplish by hand than renumbering. The sophistocated user can examine the BASIC memory map and perform some manual manipulations to join the programs providing that the line numbers do not overlap. Still, the manual append operation is highly prone to error.

¹ The Official Polish/Italian Joke Book, L. Wilde, Pinnacle Books, New York, N.Y., 1973, p. 17

^{*} In fact, while several texts detail how the boundary conditions of a KENO game lead to predictable outcomes, finished programs seldom exhibit this property.

The APPLE-II BASIC user now has a solution to these needs in the form of a hand- or tape-loadable program, RENUM/APPEND, described herein. The CALL command is used to activate one of three machine level programs. The renumber operation (RENUM) requires user specification of the original line number range over which renumbering is to occur, the new initial line number to be applied to the range, and the new line number increment to use. The example below specifies that lines 200 to 340 be renumbered starting with 100 and spaced by 10's.

RANGE BEGIN 200

RANGE END 340

NEW BEGIN 100

NEW INCREMENT 10

A second RENUM entry renumbers the entire program, relieving the user of the need to specify the range begin and end parameters. The append operation (APPEND) reads the second user (BASIC) program off tape with the first in memory.

Renumber and append error conditions (memory full and line number overlap) are detected just as in BASIC. In case of error the user is notified and no program alteration occurs.

USING RENUM/APPEND

1. Load RENUM/APPEND (* 300.3D4 R)

Note that the high-order bytes of page 3 are not loaded, preventing inadvertant alteration of the interrupt and user function (Y^C) vectors. The '*' is generated by the MONITOR, not the user.

- 2. Load a BASIC program.
- 3. To renumber entire program:
 - POKE 2, START L User must supply low and high bytes POKE 3, START H of new STARTing line number.
 - POKE 4, INCR L User must supply low and high bytes POKE 5, INCR H of new line number INCRement.
 - CALL 768 (does not alter locations 2-5)

Note: START L is equivalent to START MOD 256 START H is equivalent to START / 256

4. To renumber a range of the program

POKE 2, START L POKE 3, START H

POKE 4, INCR L POKE 5, INCR H

POKE 6, RANGE START L User must supply low and high bytes POKE 7, RANGE START H of renumber range starting line number.

POKE 8, RANGE END L User must supply low and high bytes of renumber range ending line number.

CALL 776 (does not alter locations 2-9)

- 5. To append program #2 (larger line numbers) to program #1 (smaller line numbers):
 - (a) Load program #2
 - (b) CALL 956

 Be sure you are running the tape of program #1 as this command will load it.
 - (c) If you get a memory full error then use the command CALL 973 to recover the original program.

ERRORS

- 1. If not enough free memory exists to contain the line number table during pass 1 of RENUM then the message '(beep) *** MEM FULL ERF is displayed and no renumbering occurs. The same message is displayed if not enough free memory exists to hold the product of an APPEND. In the case of APPEND, the user will have to type the BASIC command CALL 973 to recover his original program. The user can free additional memory by eliminating all active BASIC variables with the CLR command.
- 2. If renumbering results in a line number overlap (detected during pass 1 of RENUM) then the message '(beep) *** RANGE ERR' is displayed and no renumbering occurs. This error may mean that one or more parameters were not specified or were incorrectly specified.

CAUTIONS

- 1. When appending a program, always load the one with greater line numbers first.
- 2. The user must be aware that branch target expressions may not be renumbered. For example, the statement GO TO ALPHA will not be modified by RENUM. The statement GO TO 100 + ALPHA will be modified only to reflect the new line number assigned to the old line 100.

APPLE-II BASIC STRUCTURE

An understanding of the internal representation of a BASIC program is necessary in order to develope RENUMBER and APPEND algorithms. Figure 1 illustrates the significant pointers for a program in memory. Variable and symbol table assignment begins at the location whose address is contained in the pointer LOMEM (\$4A and \$4B where '\$' stands for hex). This is \$800 (2048) on the APPLE-II unless changed by the user with the LOMEM: command.

A second pointer, PV (Variable Pointer, at \$CC and \$CD) contains the address of the location immediately following the last location allocated to variables. PV is equal to LOMEM if no variables are actively assigned as is the case after a NEW, CLR, or LOMEM: command. As variables are assigned, PV increases.

The BASIC program is stored beginning with the lowest numbered line at the location whose address is contained in the pointer PP (Program Pointer, at \$CA and \$CB). The pointer HIMEM (\$4C and \$4D) contains the address of the location immediately following the last byte of the last line of the program. This is normally the top of memory unless changed by the user with the HIMEM: command.

As the program grows, PP decreases. PP is equal to HIMEM if there is no program in memory. Adequate checks in the BASIC insure that PV never exceeds PP. This in essence says that variables and program are not permitted to overlap.

Lines of a BASIC program are not stored as they were originally entered (in ASCII) on the APPLE-II due to a pre-translation stage. Internally each line begins with a length byte which may serve as a link to the next line. The length byte is immediately followed by a two-byte line number stored in binary, low-order byte first. Line numbers range from 0 to 32767. The line number is followed by 'items' of various types, the final of which is an 'end-of-line' token (\$01). Refer to figure 2.

Single bytes of value less than \$80 (128) are 'tokens' generated by the translator. Each token stands for a fixed unit of text as required by the syntax of the language BASIC. Some stand for keywords such as PRINT or THEN while others stand for punctuation or operators such as ',' or '+'.

Integer constants are stored as three consecutive bytes. The first contains \$BO-\$B9 (ASCII 'O'-'9') signifying that the next two contain a binary constant stored low-order byte first. The line number itself is not preceded by \$BO-\$B9. All constants are in this form including line number references such as 500 in the statement GO TO 500. Constants are always followed by a token. Although one or both bytes of a constant may be positive (less than \$80) they are not tokens.

Variable names are stored as consecutive ASCII characters with the high order bit set. The first character is between \$C1 and \$DA (ASCII 'A'-'Z'), distinguishing names from constants. All names are terminated by a token which is recognizable by a clear high-order bit. The '\$' in string names such as A\$ is treated as a token.

String constants are stored as a token of value \$28 followed by ASCII text (with high-order bits set) followed by a token of value \$29. REM statements begin with the REM token (\$5D) followed by ASCII text (with high-order bits set) followed by the 'end-of-line' token.






Figure 3 - ITEMS







```
$00-$7F
Tokens:
                  - $5F
         GO TO
                  - $5C
         GOSUB
         THEN 1n - $24
                             (tokens used by RENUMBER)
         LIST
                  - $74
         LIST ,
                  - $75
          STR CON - $28
                  - $5D
- $01
         REM
         EOL
```

RENUMBER - THEORY OF OPERATION

Because of the rigid internal representation of APPLE-II BASIC programs (insured by the translator syntax check) writing a renumber program was a somewhat easier task than it would have been on many small BASIC's. Fortunately all constants in APPLE-II BASIC (including line number references) are preconverted to binary.

The normal renumber subroutine entry point is RENUM (\$308).

The RENX entry (\$300) conveniently sets the renumber range for the user such that the entire program will be renumbered. RENUM extensively uses SWEET16, the code-saving 16-bit interpretive machine built into the APPLE-II.1 Occasional 6502 code is interspersed throughout RENUM for even greater code efficiency.

RENUM scans the entire program from beginning to end twice.

During pass 1 a line number table is built containing all line
numbers of the program found to be within the renumber range.

This table begins at the address specified by the BASIC variable
pointer, PV, and is limited in length by the program pointer, PP.

Each entry is two bytes long. A memory full error occurs if not
enough free memory is available for the table.

¹ Byte Magazine, Nov. 1977, pp.

As line numbers are entered in the table corresponding new line numbers are generated and both new and old are displayed. Should the new line numbers result in an 'out of ascending sequence' condition, then a range error occurs and renumbering is terminated. It is assumed that the line numbers of the original program are in ascending sequence.

The purpose of pass 2 is to scan the entire BASIC program while updating all references of line numbers found in the table to new assignments. Aside from the line numbers themselves, the line number references sought are identified as constants <u>immediately</u> preceded by one of the following tokens:

GOTO

GOSUB

THEN lno

LIST

LIST

No other statement normally permitted within an APPLE-II BASIC program may contain a line number reference. No errors will occur during pass 2.


Exceptions such as empty line number table and null program are properly considered by both passes of RENUM.

APPEND - THEORY OF OPERATION

page 13

When APPEND is called, the user program with larger line numbers will be in memory and the one with smaller line numbers will be read off tape. The current program resides between two pointers, PP and HIMEM. HIMEM is preserved and set to the value contained in PP. This 'hides' the original program and prepares to load a new one immediately above it in memory.

The BASIC load subroutine is called and a normal memory full error condition will result if not enough free memory is available to contain both programs. If this error occurs then the original program will still be hidden. Fortunately, it can be recovered by calling the tail end of APPEND at \$3CD which simply restores HIMEM. If the load is successful then HIMEM is restored to its original value and both programs will be joined. No line number overlap check is performed.



RENUMBER EXAMPLE

```
Renumber lines 100-110
                                to start at 150
     Original
                                 spaced by 10
                               >POKE 2, 150 MOD 256
>LIST
   1 GOTQ 100
                               >POKE 3, 150 / 256
    2 GOSÚB 103
   3 IF TRUE THEN 107
                               >POKE 4, 10 MOD 256
    4 LIST 109,110
  100 REM
                               >POKE 5, 10 / 256
  103 REM
  107 REM
                               >POKE 6, 100 MOD 256
  109 REM
  110 REM
                              >POKE 7, 100 / 256
  200 FOR I=1 TO 10
  210 PRINT I
                               >POKE 8, 110 MOD 256
  220 NEXT I
  230 GOTO 1
                               >POKE 9, 110 / 256
                               >CALL 776
                               100->150
                               103->160
                               107->170
                               109->180
                               110->190
                               >LIST
                                   1 GOTO 150
                                   2 GOSUB 160
                                   3 IF TRUE THEN 170
                                   4 LIST 180,190
                                 150 REM
                                 160 REM
                                 170 REM
                                 180 REM
                                 190 REM
                                 200 FOR I=1 TO 10
                                 210 PRINT I
                                 220 NEXT I
                                 230 GOTO 1
```

RENUMBER EXAMPLE (cont) Renumber lines 100-110 to start at 10 spaced by 5 >POKE 2, 10 MOD 256 >POKE 3, 10 / 256 >POKE 4, 5 MOD 256 >POKE 5, 5 / 256 >CALL 768 1->10 2->15 3->20 4->25 150->30 160->35 170->40 180->45 190->50 200->55 210->60 220->65 230->70 >LIST 10 GOTO 30 15 GOSUB 35 20 IF TRUE THEN 40 25 LIST 45,50 30 REM 35 REM 40 REM 45 REM 50 REM 55 FOR I=1 TO 10 60 PRINT I 65 NEXT I

70 GOTO 10

APPEND EXAMPLE

>LIST
100 REM
200 REM THE ORIGINAL PROGRAM
300 REM

>CALL 956

>LIST
10 REM
20 REM THIS PROGRAM CAME FROM TAPE
30 REM
100 REM
200 REM THE ORIGINAL PROGRAM
300 REM

```
APPLE-II BASIC RENUMBER/APPEND SUBROUTINES
9:53 A.M., 11/21/1977
                                                            PAGE: 1
                    TITLE 'APPLE-II BASIC RENUMBER/APPEND SUBROUTINES'
              1
              2
                   *************
                      APPLE-II BASIC
                   * RENUMBER AND APPEND *
                        SUBROUTINES
              7
                         RENUMBER
                   * NEW INITIAL (2,3)
              10
                 * NEW INCR (4,5)
              11
                     RANGE BEG (6,7)
              12
                  * RANGE END (8,9)
              13
              14
                     USE RENX ENTRY
              15
                  * FOR RENUMBER ALL
              16
              17
                     YOZ
                            11/16/77
                  * APPLE COMPUTER INC. *
              18
              19
              50
              21
                             PAGE
```

6502 EQUATES

				DACE. 0
9:53 A.M., 11/21/197	7			PAGE: 2
22	SUBTTL	6502 EQU	JATES	
2 3	ROL	EPZ	\$0	LOW-ORDER SWIG RO BYTE
24	ROH	EPZ	51	HI-ORDER.
25	RIIL	EPZ	\$16	LOW-ORDER SWIG RII BYE
26	RIIH	EPZ	\$17	HI-ORDER.
27	HIMEM	EPZ	3 4 C	BASIC HIMEM POINTER.
28	PP L	EPZ	SCA	BASIC PROG POINTER.
29	PVL	EPZ	SCC	BASIC VAR POINTER.
30	MEMFULL	EQU	\$E36B	BASIC MEM FULL ERROR.
31	PRDEC	EQU	SE51B	BASIC DECIMAL PRINT SE
32	RANGERR	EQU	SEE68	BASIC RANGE ERROR.
33	LOAD	EQU	\$FODF	BASIC LOAD SUBR.
34	SW16	EQU	\$F639	SWEET16 ENTRY.
35	CROUT	EQU	SFDSE	CAR RET SUBR.
36	COUT	EQU	SFDED	CHAR OUT SUBR.
37	0001	PAGE	J. 555	
31		. 705		

SWEET16 EQUATES

9:53	A - M	11/21/197	7		•	PAGE: 3
		38	SUBTTL	SWEET 16	EQUATES	
		39	ACC	EPZ	\$ 0	SWEETI6 ACCUMULATOR.
		40	NEATOA	EPZ	\$ 1	NEW INITIAL LNO.
		41	NEWINCR	EPZ	\$ 2	NEW LNO INCR.
		42	LNLOW	EPZ	5 3	LOW LNO OF RENUM RANGE
		43	LNHI	EPZ	\$4	HI LNO OF RENUM RANGE.
		44	TBLSTRT	EPZ	\$5	LNO TABLE START.
		45	TALNOXI	EPZ	\$ 6	PASS I LNO TBL INDEX.
		46	TBLIM	EPZ	\$7	LNO TABLE LIMIT.
		47	SC98	EPZ	\$8	SCRATCH REG.
		48	HMEM	EPZ	\$8	HIMEM (END OF PRGM).
		49	SCR9	EPZ	\$ 9	SCRATCH REG.
		50	PRGNDX	EPZ	\$9	PASS PROG INDEX.
		51	PRGNDX1	EPZ	SA	ALSO PROG INDEX.
		52	NEWLN	EPZ	\$8	NEXT 'NEW LNO'.
		53	NEWLNI	EPZ	S C	PRIOR 'NEW LNO' ASSIGE
		54	TBLND	EPZ	\$6	PASS 2 LNO TABLE END.
		55	PRGNDX2	EPZ	57	PASS 2 PROG INDEX.
		56	CHRO	EPZ	59	ASCII 'O'.
		57	CHRA	EPZ	SA	ASCII 'A'.
		58	MODE	EPZ	5 C	CONST/LNO MODE.
		59	TBLNDX2	EPZ	\$B	LNO TBL IDX FOR UPDATE
		60	OLDLN	EPZ	\$D	OLD LNO FOR UPDATE.
		61	STRCON	EPZ	\$ B	BASIC STR CON TOKEN.
		62	REM	EPZ	SC	BASIC REM TOKEN.
		63	RI3	EPZ	\$ D	SWEET16 REG 13 (CPR RE
		64	THEN	EPZ	S D	BASIC THEN TOKEN.
		6 5	LIST	EPZ	\$D	BASIC LIST TOKEN.
		66	SCRC	EPZ	S C	SCRATCH REG FOR APPEND
		67		PAGE		

```
APPLE-II BASIC RENUMBER SUBROUTINE - PASS 1
                                                                                                                                                                                                                                                                             PAGE: 4
     9:53 A.M., 11/21/1977
                                                                                              SUBTTL APPLE-II BASIC RENUMBER SUBROUTINE - PASS 1
                                                                      68
                                                                                                                                       ORG $300
                                                                      69
                                                                                                                                                                                                             OPTIONAL RANGE ENTRY.
                                                                                                                                        JSR SW16
    0300:
                                 20 89 F6 70 RENX
    0303:
                                                                                                                                        SUB ACC
                                                                     71
                                                                                                                                                                                                         SET LNLOV=0,
                                                                                                                                                            LNLOW
LNHI
    03041
                                                                                                                                       ST
                               33
                                                                   72
                                                                  73
74
75
                                                                                                                                                                                                              LNHI=SFFFF
    0305:
                             34
                                                                                                                                       ST
    0306 :
                            F4
                                                                                                                                       DCR LNHI
    0307:
                             00
                                                                                                                                       RTN
0308: 20 89 F6 76 RENUM JSR SW16
030B: 18 4C 00 77
030E: 68 78
030F: 38 79 ST LDD SCR8 BASIC HIMEM POINTER
030F: 38 79 ST HMEM TO HMEM.
0310: 19 CE 00 80 SET SCR9, PVL+2
0313: C9 81 POPD SCR9 BASIC VAR PTR TO
0314: 35 82 ST TBLSTRT TBLSTRT AND TBLNDX1.
0315: 36 83 ST TBLNDX1
0316: 21 84 LD NEVLOW COPY NEVLOW (INITIAL)
0317: 3B 85 ST NEVLN TO NEWLN.
0318: 3C 86 ST NEVLNI
0319: C9 87 POPD SCR9 BASIC PROG PTR
0318: 37 88 ST TBLIM TO TBLIM
0318: 39 89 ST PRGNDX AND PRGNDX.
0310: 29 90 PASSI LD PRGNDX
0310: 03 46 92 BC PASS2 THEM IN TO TBLIM
0320: 3A 93 ST PRGNDX
0321: 26 94 LD TBLNDX1
0322: 26 94 LD TBLNDX1
0323: D7 96 CPR TBLIM LNO TABLE THEN RETUR
0324: 03 38 97 BC MERR WITH 'MEM FULL' MSG.
0327: A9 99 ADD PRGNDX ADD LEN BYTE TO
0328: 39 100 ST PRGNDX LINE NUMBER.
0329: 6A 101 LDD PRGNDX LINE NUMBER.
0329: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNIOW IF < LNIOW TEN
0320: D4 104 CPR LNI
    0308: 20 89 F6 76 RENUM
                                                                                                                                       JSR
                                                                                                                                                          SW 16
    030B: 18 4C 00 77
                                                                                                                                     SET
                                                                                                                                                            SCR8, HIMEM
                                                                                                                ST PRGNDX!
LD TBLNDX!
INR ACC IF < 2 BYTES AVAIL IN
CPR TBLIM LNO TABLE THEN RETUR
BC MERR WITH 'MEM FULL' MSG.
LD @PRGNDX!
ADD PRGNDX ADD LEN BYTE TO
ST PRGNDX PROG INDEX.
LDD @PRGNDX! LINE NUMBER.
CPR LNLOW IF < LNLOW THEN
BNC PIB GO TO PIS.
CPR LNHI IF > LNHI THEN
BNC PIA GO TO PIC.
BNZ PIC
STD @TBLNDX! ADD TO LNO TABLE.
                                                                                                                             JSR PRDEC PRINT OLD LNO '->' NEW
LDA #$AD (RO,R11) IN DECIMAL.

JSR COUT
LDA #$BE
JSR COUT
  0338: 20 1B E5 111
033B: A9 AD 112
033D: 20 ED FD 113
                                                                                               JSR PRDEC
LDA #$AD
JSR COUT
LDA #$BE
JSR COUT
LDA RITH
LDX RITL
JSR PRDEC
JSR CROUT
JSR SWI3+3
LD NEWLN
                                                                    114
   0340: A9 BE
   0342: 20 ED FD 115
   0345: A5 17
                                                                    116
   03471 A6 16 117
03491 20 18 E5 118
   034C: 20 8E FD 119
   034F:
                              20 8C F6 120
                                                                                                                                                                                                             *** END 6502 CODE ***
   0352:
                          28
                                                                     121
```

			4	APPLE	- I I	BASIC	RENUMB	ER SUEROUTINE	+ PASS 1
9:53 A	M.,	- 11	1/21	/197	7				PAGE: 5
0353:	3 C			122			ST	NEWLN I	COPY NEWLN TO NEWLNI
0354:	A2			123			ADD	NEWINCR	AND INCR NEWLN BY
0355:	3B			124			ST	NEWLN	NEWINCR.
0356:	OD			125			NUL		(WILL SKIP NEXT INST).
0357:	D1			126	PIE)	CPR	NEWLOW	IT LOW LNO < NEWLOW
0358:	02	C2		127			BNC	PASSI	THEN RANGE ERR.
035A:	00			128	REF	R	RTN		PRINT 'RANGE ERR' MSG
035B:	4C	68	EE	129			JMP	RANGERR	AND RETURN.
035E:	00			130	MER	R	RTN		PRINT 'MEM FULL' MSG
035F:	4C	6B	E3	131			JMP	MEMFULL	AND RETURN.
0362:	EC			132	PIC	;	INR	NEVLNI	IF HI LNO <= MOST RECE
0363:	DC			133			CPR	NEWLNI	NEWLN THEN RANGE ERR
0364:	02	F4		134			BNC	RERR	
				135			PAGE		

APPLE-II BASIC RENUMBER SUBROUTINE - PASS 2 9:53 A.M., 11/21/1977 PAGE: 6 136 SUBTTL APPLE-II BASIC RENUMBER SUBROUTINE - PASS 2 19 BO 00 137 03661 PASS2 SET CHRO, \$80 ASCII 'O' 1A CI 00 138 0369: SET CHRA, SCI ASCII 'A' 036C: 27 139 P2A LD PRGNDX2 036D: D8 140 CPR HMEM IF PROG INDEX = HIMEM 036E: 03 63 141 BC DONE THEN DONE PASS 2. 0370: E 7 142 INR PRGNDX2 SKIP LEN BYTE. 0371: 67 143 LDD •PRGNDX2 LINE NUMBER. 0372: 3D 144 UPDATE ST OLDLN SAVE OLD LNO. 0373: 25 145 LD TBLSTRT 0374: 38 TBLNDX2 146 ST INIT LNO TABLE INDEX. 0375 : 21 147 LD NEWLOW INIT NEWLNI TO NEWLOW. 0376: 1C 00 00 148 SET NEWLN 1.0 (WILL SKIP NEXT 2 INST 149 ORG *-2 0377: 2C 150 UD2 LD NEVLNI 0378: A2 151 ADD NEWINCR ADD INCR TO NEWLNI. 0379: 3 C 152 ST NEVLNI TBLNDX2 037A: 2B 153 LD IF LNO TBL IDX = TBLND 0378: **B6** 154 SUB TBLND THEN DONE SCANNING 037C: 03 07 155 BC UD3 LNO TABLE. OTBLNDX2 037E: 6B LDD 156 NEXT LNO FROM LNO TABE 037F: BD 157 SUB OLDLN LOOP TO UD2 IF NOT SAM 0380: 07 F5 158 AS OLDLN. BNZ UD2 0382: C7 159 POPD PRGNDX2 REPLACE OLD LNO WITH 0383: 2C 160 LD NEVLNI CORRESPONDING NEW LE 0384: 77 161 STD •PRGNDX2 1B 28 00 162 UD3 0385: STRCON, \$28 STR CON TOKEN. SET 0388: 1C 00 00 163 SET MODE, 0 (SKIPS NEXT 2 INSTR'S) 164 ORG *-2 0389: 67 165 GOTCON LDD •PRGNDX2 038A: FC 166 DCR IF MODE = 0 THEN UPDAR MODE UPDATE 038B: 08 E5 167 BM I LNO REF. 47 168 ITEM 038D: BASIC ITEM. LD •PRGNDX2 038E: D9 169 CPR CHRO 038F: 02 09 170 BNC CHKTOK CHECK TOKEN FOR SPECIA 0391: DA 171 CPR CHRA IF >= '0' AND < 'A' TB 0392: 02 F5 172 BNC GOTCON SKIP CONST OR UPDATE 173 SKPASC 0394: F 7 DCR PRGNDX2 0395: 67 174 LDD @PRGNDX2 SKIP ALL NEG BYTES OF 0396: 05 FC 175 BM SKPASC STR CON, REM, OR NAM 0398: F 7 176 DCR PRGNDX2 0399: 47 177 LD •PRGNDX2 039A: 178 CHKTOK DB CPR STRCON STR CON TOKEN? 039B: 06 F7 179 BZ SKPASC YES, SKIP SUBSEQUENE 039D: IC 5D 00 180 SET REM, S5D 03A0: DC 181 CPR REM REM TOKEN? 03A1: 06 F1 182 BZ . SKPASC YES, SKIP SUBSEQUENE CONTST 03A3: 08 13 183 BM I GOSUB, LOOK FOR LNO. 03A5: FD 184 DCR RI3 03A6: FD 185 DCR R13 (TOKEN \$5F IS GOTO) CONTST 06 OF 03A7: 186 BZ THEN LNO, LOOK FOR LNO. 03A9: 1D 24 00 187 SET THEN, \$24 03AC: DD 188 CPR THEN 03AD: 06 09 189 BZ CONIST THEN LNO, LOOK FOR LNO.

APPLE-II BASIC RENUMBER SUBROUTINE - PASS 2 9:53 A.M., 11/21/1977 PAGE: 7 03AF: F0 DCR ACC 0330: 06 BA 191 3Z P2A EOL (TOKEN SOI)? 0382: ID 74 00 192 SET LIST, \$74 193 SET MODE = 0 IF LIST 0385: BD SUB LIST 09 01 194 BNM1 CONTS2 SUB ACC ST MODE 0336: OR LIST COMMA (\$73,8 80 30 195 CONTST 0338: CLEAR MODE FOR LNO MODE 196 CONTS2 0389: ST UPDATE CHECK. 038A: 01 DI 197 BR ITEM CHECK NEXT BASIC ITEM. 198 PAGE

APPLE-II BASIC APPEND SUBROUTINE

9:53 A.M., 11/21/1977 PAGE: 8 SUBTIL APPLE-II BASIC APPEND SUBROUTINE 199

				177	بالتات		. During Military	D 305.10011.115
0330:	20	89	F6	200	APPEND	JSR	SW16	
033F:	1 C	4E	00	201		SET	SCRC.HIMEM+2	
0302:	CC			202		POPD	• SCRC	SAVE HIMEM.
0303:	38			203		5 T	HMEM	
0304:	19	CA	00	204		SET	SCR9, PPL	
0307:	69			205		LDD	øSCR9	SET HIMEM TO PRESERVE
0308:	7C			206		STD	• SCRC	PROGRAM.
0309:	00			207		RTN		
03CA:	20	DF	FO	208		JSR	LOAD	LOAD FROM TAPE.
03CD:	20	89	F6	209		JSR	SW16	
03D 0:	CC			210		POPD	• SCRC	RESTORE HIMEM TO SHOW
03D1:	28			115		LD	HMEM	BOTH PROGRAMS
03D2:	7C			212		STD	•SCRC	(OLD AND NEW).
03D3:	Oď			213	DONE	RTN		RETURN.
03D4:	60			214		RTS		

03D3: 00 213 03D4: 60 214 RTS


The Woz Wonderbook -- 1977 -- DigiBarn Computer Museum -- Steve Wozniak, Apple Computer Inc. CROSS REFERENCE: APPLE-11 BASIC RENUMBER/APPEND SUBROUTINES UD2 UD3 0158 0155 0377 0385 UPDATE 0372 0167 Distributed under the Creative Commons License on page 5 Page 0195 of 0213

Т	he Woz Wonderbo	ok 1977 Di	giBarn Compute	r Museum	Steve Wozniak,	Apple C	omputer Inc.	
		This page is	not part of t	he original	Wonderbook			
Distributed	d under the Creative	e Commons Lic	cense on page 5	<u> </u>			Page 0196 of	0213

DOCUMENT

References

03 November 2004



This page is not part of the original Wonderbook

Distributed under the Creative Commons License on page 5

Page 0197 of 0213

The Woz Wonderboo	ok 1977 DigiBarn C	omputer Museum	Steve Wozniak, Apple C	omputer Inc.
	This page is not par	t of the origina	l Wonderbook	
	page 13 not par	to the origina	1 Honder book	
Distributed under the Creative	e Commons License on	page 5		Page 0198 of 0213

References

David T Craig • 03 November 2004

Here is a list of Apple Computer and Apple-II computer technical and historical reference materials that may prove beneficial to readers of the Woz Wonderbook who want to know more about the details behind this document and the Apple-II computer in the late 1970's.

These more polished references originated in publicly published Apple Computer documents, magazine articles, and Apple-II enthusiast private materials.

David T Craig (shirlgato@cybermesa.com) has digital copies of all of these materials. These materials may possibly be provided with DigiBarn's Woz Wonderbook digital materials via its web site or a CD.

SYSTEM DESCRIPTION: THE APPLE-II

Steve Wozniak • BYTE Magazine • May 1977

This description of the Apple-II computer by its main designer provides a concise description of this computer's technical features.

MICROCOMPUTER FOR USE WITH VIDEO DISPLAY

Steve Wozniak • US Patent 4,136,359 • 23 January 1979

This is Apple Computer's patent for the Apple-II computer assigned to Steve Wozniak. Dry reading, but has some good Apple-II technical information. Available on the US Patent Office web site http://www.uspto.gov/patft/.

APPLE-II HISTORY

Steven Weyhrich • http://apple2history.org/history/ • 1991-2003

This great web site contains a cornucopia of accurate Apple-II historical information. If you want to learn about the origins of Apple Computer and the Apple-I and Apple-II computers, this is the place to go. Also available on the internet at http://www.blinkenlights.com/classiccmp/apple2history.html.

SWEET-16: THE 6502 DREAM MACHINE

Steve Wozniak • BYTE Magazine • November 1977

This is Steve Wozniak's comprehensive description of his SWEET-16 16-bit bytecode "meta microprocessor" interpreter built into the Apple-II Integer BASIC ROM. Wozniak's Apple-II system description in BYTE May 1977 also has a short description of SWEET-16.

APPLE-II REFERENCE MANUAL ("RED BOOK")

Apple Computer • January 1978

This is Apple Computer's first published technical reference manual for the Apple-II computer. It is commonly referred to as the "Red Book" because it has a red cover. The Red Book's contents (155 pages) were based on the Woz Wonderbook but in a more polished format, but is not as comprehensive or readable as the later Apple-II reference manuals. A good PDF scan of the Red Book can be found on the internet at http://bitsavers.org/pdf/apple/ along with several other older Apple-II manuals.

APPLE-II REFERENCE MANUAL

Apple Computer • 1979 • Document # 030-0004-01

This is Apple Computer's first revision of the Apple-II Red Book. This 275 page manual is much improved over the Red Book and tremendously improved over the Woz Wonderbook materials. Note the Apple document number (030-0004-01) which indicates this is a technical manual (030), is document number 4 (0004), and is revision 1 (01) which means this is Apple's 4th published manual.

APPLE-II MINI MANUAL

Apple Computer • 1977-1978

This 68 page manual from Apple Computer appears to be the predecessor to the Red Book from 1978. As such, I would date this manual in the 1977-1978 range. More complete and more detailed than the Woz Wonderbook, but not as good as the Red Book. A good PDF scan of this manual can be found on the internet at http://bitsavers.org/pdf/apple/.

THE WOZ PAK][

Call-A.P.P.L.E. Magazine • 15 November 1979

This 138 page document contains a large number of technical documents about the Apple-II computer courtesy of Apple Computer and Call-A.P.P.L.E. magazine. This is better organized and more comprehensive than the Woz Wonderbook or the Red Book, but not as good as the Apple-II Reference Manual from 1979. Contains a detailed article on the Apple-II floating point package.

PEEKING AT CALL-A.P.P.L.E.

Call-A.P.P.L.E. Magazine • 1978 and 1979

This 2 volume set (volume 1 dated 1978 has 92 pages, volume 2 dated 1979 has 206 pages) contains lots of Apple Computer re-produced technical information and original Call-A.P.P.L.E. magazine information. Well worth reading.

PROGRAMMER'S AID #1: INSTALLATION AND OPERATING MANUAL

Apple Computer • 1978 • Document # 030-0026-01

This 113 page Apple manual describes the special programming built into the Programmer's Aid #1 ROM chip (there was never an Aid #2 chip AFAIK). Includes several 6502 assembly language programs by Steve Wozniak which used his SWEET-16 16-bit byte-code interpreter. Includes more polished information for the Integer BASIC renumber and append programs described in the Woz Wonderbook.

FLOATING POINT ROUTINES FOR THE 6502

Steve Wozniak & Roy Rankin
Dr. Dobb's Journal of Computer Calisthenics & Orthodontia • August 1976

This is an article on the Apple-II floating point package pre-dating the Woz Wonderbook. Has more details about this package than the Wonderbook. Available on the internet at www.strotmann.de/twiki/bin/view/APG/AsmAppleFloatingPoint. Concerning authorship of this floating point package, web site http://linux.monroeccc.edu/~paulrsm/dg/dg32.htm says Wozniak wrote the core package routines (e.g. ADD) and Rankin wrote the transcendental routines (e.g. LOG).

DISASSEMBLER PROGRAM FOR THE 6502

Steve Wozniak & Allen Baum
Dr. Dobb's Journal of Computer Calisthenics & Orthodontia • September 1976

This is an article on the Apple-II 6502 disassembler pre-dating the Woz Wonderbook. Available on the internet at http://users.telenet.be/kim1-6502/kun/i14/p06.html.

THE APPLE II PLUS PERSONAL COMPUTER SYSTEM

Apple Computer • November 1981

This is Apple Computer's data sheet for the Apple-II Plus computer, the successor to the Apple-II computer. Shows how some of the enhancement ideas documented in the Woz Wonderbook and the Red Book were implemented by Apple.

PRELIMINARY APPLE BASIC USERS MANUAL

Apple Computer • October 1976

This 16 page manual seems to be Apple Computer's first user manual for its Apple-II Integer BASIC programming language. The Woz Wonderbook is very lacking in Integer BASIC information for the user. A good PDF scan of this manual can be found on the internet at http://bitsavers.org/pdf/apple/.

APPLE TECH NOTES

Apple Computer and the International Apple Core (IAC) • July 1982

This 500 page document contains an extensive collection of Apple Computer technical notes from 1982 covering the Apple-II and Apple-III computer families. Many Apple-II hardware, software and documentation errata details are here. Includes articles about the Apple-II mini-assembler and cassette interfacing. A treasure trove of early Apple system technical information.

APPLE-II SYSTEM MONITOR ROM LISTING

Apple Computer • 1977

For detailed information about the internal software workings of the Apple-II computer the source listing for the Apple-II System Monitor ROM is the key. Available in the Apple-II reference manual dated 1979 or on the internet at http://members.buckeye-express.com/marksm/6502/.

STEVE WOZNIAK INTERVIEW: HOMEBREW TO CHAMPAGNE

Apple Orchard Magazine • Spring 1981

An early interview with Steve Wozniak in which he provides contemporary details about Apple Computer's origins and early days.

STEVE WOZNIAK INTERVIEW: THE APPLE STORY

BYTE Magazine • December 1984

A great interview with Steve Wozniak by BYTE magazine with lots of Apple Computer and Apple-II information. Also includes a retrospective on SWEET-16, Wozniak's 16-bit byte-code interpreter. This is available on the internet at http://apple2history.org/museum/articles/byte8412/byte8412.html.


STEVE WOZNIAK INTERVIEW: STEVE WOZNIAK UNBOUND

SlashDot Interview • January 2000 http://slashdot.org/interviews/00/01/07/1124211.shtml

This 2000 interview of Steve Wozniak contains some good 24 year recollections about Apple Computer's origins and early years.

DOCUMENT

Bill Goldberg Interview
19 April 2004



	The Woz Wonderboo	ok 1977	- DigiBarn Compute	r Museum	- Steve Wozniak,	Apple C	omputer Inc.	
		This page	is not part of t	he origina	l Wonderbook			
Distribu	ted under the Creative	Commons	s License on page 5				Page 0204 of	0213

Bill Goldberg Interview

Bruce Damer • 19 April 2004

Source:

http://www.digibarn.com/collections/books/woz-wonderbook/goldberg-on-woz-wonderbook.mp3 (3.3 MB file)

Transcript created by David T Craig <shirlgato@cybermesa.com> -- 02 November 2004

Interview duration: 3:39 minutes

BACKGROUND

The "Woz Wonderbook" was a compilation of notes from Steve Wozniak's filing cabinet that served as the first documentation and technical support manual for the Apple II computer (before the more famous "red book" of January 1978). Bill Goldberg, longtime Apple employee, donated his copy of the Wonderbook to the DigiBarn (thanks Bill!). At the time he was at Apple there was only a single copy of this thick binder of photocopied notes, diagrams and such to be found in the Apple library. Bill, being in the technical support role and a natural pack rat, made a copy of the Wonderbook.

INTERVIEW TRANSCRIPT

BILL GOLDBERG: Here it's faded. This is the Woz Wonderbook. And its

disorganized but I found the copy of this in the Apple library

and immediately made some copies of it.

BRUCE DAMER: So this was before the Red Book?

BILL GOLDBERG: This is what the Red Book was made from.

BRUCE DAMER: Oh gosh.

BILL GOLDBERG: Actually, I've got one or two Red Books for you.

BRUCE DAMER: Wonderful, because the Red Book we have is on loan.

BILL GOLDBERG: Actually, in Service Engineering we would get the leftovers of

things. People would say "we don't need any more of this". So we had two cases of Red Books and a few of us in the department said "Hmm, these are worth something" and we divided them up.

BRUCE DAMER: Wow.

BILL GOLDBERG: So, anyway, in here you will find some of the stuff typed, a

number of different articles, but you will also find,

unfortunately the xerox did the best job it could and it has

faded over the years, but there's handwritten notes.

BRUCE DAMER: So Woz wrote these notes?

BILL GOLDBERG: Uh-Hmm [yes]. Here's a listing with some hand disassembly and

his comments. Article on the disassembler.

BRUCE DAMER: So this is Woz's hand notes?

BILL GOLDBERG: Well, it's hand notes, it's various articles.

BRUCE DAMER: Here's a disassembled disassembler.

BILL GOLDBERG: Uh ha. But all written by hand.

BRUCE DAMER: Written by hand. Yup.

BILL GOLDBERG: And let's see. Here for instance, here's an article on the

cassette system.

BRUCE DAMER: Ok.

BILL GOLDBERG: We (he?) gave up on using the cassette, but this actually is his

handwritten notes on the cassette system. So ...

BRUCE DAMER: This is a big book. He must have sat for hours writing this

down.

BILL GOLDBERG: You know, somebody just went through a file drawer of his notes

and put it in a binder.

BRUCE DAMER: Oh.

BILL GOLDBERG: And there was only one of these in the Apple library. So ...

BRUCE DAMER: Wow.

BILL GOLDBERG: Either I or one of my colleagues checked it out and made some

copies because this was going to disappear into obscurity.

BRUCE DAMER: This is the Woz Wonderbook?

BILL GOLDBERG: This is what it was called on the spine.

BRUCE DAMER: This would have been [19]77?

BILL GOLDBERG: Uhm, actually the first article on the first of this has a date

of 9/20/77 [20 September 1977]. So, but this is just a collection of a lot of different ... this actually goes into

explaining ...

BRUCE DAMER: Yeah ...

BILL GOLDBERG: Yup. The detail that, you know ... I'm sure some of this is

hideously proprietary but who will ever know.

BRUCE DAMER: Well, not at this point.

BILL GOLDBERG: Ok, so that's the Woz ...

BRUCE DAMER: Woz ...

BILL GOLDBERG: Actually, it won't hurt to write on the spine ... here take a

pen, so its in your handwriting. That was my handwriting, so


there's nothing special about that.

###

Т	he Woz Wonderbo	ok 1977 D	igiBarn Compute	r Museum	Steve Wozniak,	Apple Computer I	nc.
		This page is	not part of t	he original	Wonderbook		
		inis page 15	s not part of t	ne original	. WONGELDOOK		
Distributed	d under the Creative	e Commons L	icense on page 5	5		Page 02	208 of 0213

DOCUMENT

Credits



This page is not part of the original Wonderbook

Distributed under the Creative Commons License on page 5

Page 0209 of 0213

	The Woz Wonderbo	ok 1977 Digil	Barn Computer N	/luseum Ste	ve Wozniak, Apple C	computer Inc.
		This page is n	ot part of the	original Wo	onderbook	
Distribut	ed under the Creativ	re Commons Lice	nse on page 5			Page 0210 of 0213

Credits

Thanks to Bill Goldberg for donating this copy of the Woz Wonderbook.

The DigiBarn Computer Museum and Curator Bruce Damer for providing it to the education and research community.

David T Craig is to be thanked for resurrecting the Wonderbook into a modern digital format.

And of course, thanks to Steve Wozniak for creating the Woz Wonderbook!





Steve Wozniak, Co-founder Apple

Steve Wozniak circa 1977 and 1981

7	The Woz Wonderbo	ok 1977 Digil	Barn Computer	Museum S	Steve Wozniak, A	pple Computer Inc.	
		This page is n	ot part of th	e original	Wonderbook		
Distribute	d under the Creativ	e Commons Lice	nse on page 5			Page 0212 of 02	13

The End

